Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AN3090 Arkusz danych(PDF) 8 Page - STMicroelectronics

Numer części AN3090
Szczegółowy opis  Power saving and LED status detection using the STP16DPPS05 device
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3090 Arkusz danych(HTML) 8 Page - STMicroelectronics

Back Button AN3090 Datasheet HTML 4Page - STMicroelectronics AN3090 Datasheet HTML 5Page - STMicroelectronics AN3090 Datasheet HTML 6Page - STMicroelectronics AN3090 Datasheet HTML 7Page - STMicroelectronics AN3090 Datasheet HTML 8Page - STMicroelectronics AN3090 Datasheet HTML 9Page - STMicroelectronics AN3090 Datasheet HTML 10Page - STMicroelectronics AN3090 Datasheet HTML 11Page - STMicroelectronics AN3090 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
Error detection feature
AN3090
8/19
Doc ID16496 Rev 1
3
Error detection feature
The output error detection feature allows LED functionality checks by means of output status
detection. This feature covers two types of detection: open-circuit and short-circuit
detection.
The schematic in Figure 4 shows a typical application where multiple STP16DPPS05
devices are cascaded.
Figure 4.
Typical application of the STP16DPPS05 device
From “normal mode”, the device is switched to “error detection mode” (EDM) by a logic
sequence on the LE/DM1 and OE/DM2 pins. In order to switch on all the outputs during the
detection time, the sixteen data bits must be set to “1”.
The data are latched by the LE/DM1, after which the outputs are ready for the detection
process.
When the microcontroller switches the OE/DM2 to low, the device drives the LEDs to check
if an open or short condition has occurred. The acquisition time (OE/DM2 to low) necessary
to allow for correct LED feedback is typically 1 µs. Two CLK pulses must be sent after the
minimum detection time (typical: 500-600 ns), in order to set the SDO pin to the correct
output error detection value. In this way, the data loaded in the shift register is updated
(rewritten) with the error detection data when the OE/DM2 signal goes high.
In synchronization with the rising edge of the CLK signal, the LED status is provided by the
SDO pin: a “1” logic level signals a good output, while a “0” logic level signals an output fault
condition (short or open condition).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com