UPD703003 datasheet(54/82 Pages) NEC

54 / 82 page

µPD703003

Data Sheet U12261EJ2V1DS00

Recommended Operating Conditions

Operation Mode

Internal Operating

Operating Ambient

Power Supply

Clock Frequency (

φ)

Temperature (TA)

Voltage (VDD)

Direct mode

0 to 33 MHzNote 1

–40 to +85

°C

5.0 V

±10%

5 to 33 MHzNote 2

–40 to +85

°C

5.0 V

±10%

PLL mode

Free-running oscillation frequency to 33 MHz

–40 to +85

°C

5.0 V

±10%

Notes 1. When not using A/D converter

2. When using A/D converter

Remark The range of internal operating clock frequency in PLL mode is the assured range of function

operation. PLL locked frequency is specified by tCYX.

Recommended Oscillator

(a) Ceramic oscillation resonator connection (TA = –40 to +85

°C)

Oscillation

Recommended Circuit

Oscillation Voltage Oscillation Stabilization

Manufacturer

Part Number

Frequency

Constant

Range

Time (MAX.)

fXX (MHz)

C1 (pF)

C2 (pF)

MIN. (V) MAX. (V)

TOST (ms)

TDK

CCR5.0MC3

5.0

On-chip

4.5

5.5

0.36

FCR5.0MC5

5.0

On-chip

4.5

5.5

0.32

CCR6.6MC3

6.6

On-chip

4.5

5.5

0.28

Murata Mfg. CSA5.00MG040

5.0

100

4.5

5.5

0.46

CST5.00MGW040

5.0

On-chip

4.5

5.5

0.46

CSA6.60MTZ040

6.6

100

4.5

5.5

0.42

CST6.60MTW040

6.6

On-chip

4.5

5.5

0.42

Cautions 1. Set the oscillator as close to the X1 and X2 pins as possible.

2. No other signal lines should be wired in the area enclosed by broken lines.

3. When matching

µPD703003 with a resonator, be sure to perform sufficient evaluation.

UPD703003 Arkusz danych(PDF) 54 Page - NEC

UPD703003 Arkusz danych(HTML) 54 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Arkusz danych Pobierz

Link URL