| Zakładka z wyszukiwarką danych komponentów |
|
UPD703003 Arkusz danych(PDF) 21 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD703003 Arkusz danych(HTML) 21 Page - NEC |
|
21 / 82 page ![]() 21 µPD703003 Data Sheet U12261EJ2V1DS00 7. CLOCK GENERATION FUNCTIONS The features of the clock generation functions are shown below. • Multiplier function using PLL clock synthesizer • Clock sources • Oscillation via resonator connection (PLL mode): fXX = φ, 2 × φ, φ/5 • External clock (PLL mode): fXX = φ, 2 × φ, φ/5 • External clock (direct mode): fXX = 2 × φ • Power saving control • HALT mode • IDLE mode • Software STOP mode • Clock output inhibit mode The configuration of the clock generation functions is shown below. Figure 7-1. Block Diagram of Clock Generation Functions X1 X2 CKSEL (fXX) CLKOUT CPU, On-chip peripheral I/O Clock generator φ Remark φ : internal system clock |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |