Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LMT85LP Arkusz danych(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Numer części LMT85LP
Szczegółowy opis  SC70/TO-92, Analog Temperature Sensors with Class-AB Output
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

LMT85LP Arkusz danych(HTML) 6 Page - Texas Instruments

Back Button LMT85LP Datasheet HTML 2Page - Texas Instruments LMT85LP Datasheet HTML 3Page - Texas Instruments LMT85LP Datasheet HTML 4Page - Texas Instruments LMT85LP Datasheet HTML 5Page - Texas Instruments LMT85LP Datasheet HTML 6Page - Texas Instruments LMT85LP Datasheet HTML 7Page - Texas Instruments LMT85LP Datasheet HTML 8Page - Texas Instruments LMT85LP Datasheet HTML 9Page - Texas Instruments LMT85LP Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 26 page
background image
LMT85, LMT85-Q1
SNIS168C – MARCH 2013 – REVISED OCTOBER 2015
www.ti.com
7.5 Thermal Information
(1)
LMT85/
LMT85
LMT85-Q1
THERMAL METRIC(2)
UNIT
DCK
LP
5 PIN
3 PIN
RθJA
Junction-to-ambient thermal resistance (3)(4)
275
167
RθJC(top)
Junction-to-case (top) thermal resistance
84
90
RθJB
Junction-to-board thermal resistance
56
146
°C/W
ψJT
Junction-to-top characterization parameter
1.2
35
ψJB
Junction-to-board characterization parameter
55
146
(1)
For information on self-heating and thermal response time see section Mounting and Thermal Conductivity.
(2)
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(3)
The junction to ambient thermal resistance, RθJA, is specified without a heat sink in still air.
(4)
Changes in output due to self heating can be computed by multiplying the internal dissipation by the thermal resistance.
7.6 Accuracy Characteristics
These limits do not include DC load regulation. These stated accuracy limits are with reference to the values in Table 1.
PARAMETER
TEST CONDITIONS
MIN(1)
TYP(2)
MAX (1)
UNIT
TA = TJ= 20°C to 150°C; VDD = 1.8 V to 5.5 V
-2.7
±0.4
2.7
°C
TA = TJ= 0°C to 150°C; VDD = 1.9 V to 5.5 V
-2.7
±0.7
2.7
°C
Temperature accuracy (3)
TA = TJ= 0°C to 150°C; VDD = 2.6 V to 5.5 V
±0.3
°C
TA = TJ= –50°C to 0°C; VDD = 2.3 V to 5.5 V
-2.7
±0.7
2.7
°C
TA = TJ= –50°C to 0°C; VDD = 2.9 V to 5.5 V
±0.25
°C
(1)
Limits are specific to TI's AOQL (Average Outgoing Quality Level).
(2)
Typicals are at TJ = TA = 25°C and represent most likely parametric norm.
(3)
Accuracy is defined as the error between the measured and reference output voltages, tabulated in the Transfer Table at the specified
conditions of supply gain setting, voltage, and temperature (expressed in °C). Accuracy limits include line regulation within the specified
conditions. Accuracy limits do not include load regulation; they assume no DC load.
7.7 Electrical Characteristics
Unless otherwise noted, these specifications apply for VDD = +1.8V to +5.5V. MIN and MAX limits apply for TA = TJ = TMIN to
TMAX, unless otherwise noted; typical values apply for TA = TJ = 25°C.
PARAMETER
TEST CONDITIONS
MIN (1)
TYP (2)
MAX (1)
UNIT
Average sensor gain (output
-30°C and 90°C used to calculate average sensor gain
–8.2
mV/°C
transfer function slope)
Source
≤ 50 μA, (VDD - VOUT) ≥ 200 mV
–1
–0.22
mV
Load regulation (3)
Sink
≤ 50 μA, VOUT ≥ 200 mV
0.26
1
mV
Line regulation (4)
200
μV/V
IS
TA = TJ = 30°C to 150°C, (VDD - VOUT) ≥ 100 mV
5.4
8.1
μA
Supply current
TA = TJ = -50°C to 150°C, (VDD - VOUT) ≥ 100 mV
5.4
9
μA
CL
Output load capacitance
1100
pF
Power-on time (5)
CL= 0 pF to 1100 pF
0.7
1.9
ms
Output drive
TA = TJ = 25°C
–50
+50
µA
(1)
Limits are specific to TI's AOQL (Average Outgoing Quality Level).
(2)
Typicals are at TJ = TA = 25°C and represent most likely parametric norm.
(3)
Source currents are flowing out of the LMT85/LMT85-Q1. Sink currents are flowing into the LMT85/LMT85-Q1.
(4)
Line regulation (DC) is calculated by subtracting the output voltage at the highest supply voltage from the output voltage at the lowest
supply voltage. The typical DC line regulation specification does not include the output voltage shift discussed in Output Voltage Shift.
(5)
Specified by design and characterization.
6
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com