Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

WM8944BECS/R Arkusz danych(PDF) 90 Page - Cirrus Logic

Numer części WM8944BECS/R
Szczegółowy opis  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8944BECS/R Arkusz danych(HTML) 90 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 86Page - Cirrus Logic WM8944BECS/R Datasheet HTML 87Page - Cirrus Logic WM8944BECS/R Datasheet HTML 88Page - Cirrus Logic WM8944BECS/R Datasheet HTML 89Page - Cirrus Logic WM8944BECS/R Datasheet HTML 90Page - Cirrus Logic WM8944BECS/R Datasheet HTML 91Page - Cirrus Logic WM8944BECS/R Datasheet HTML 92Page - Cirrus Logic WM8944BECS/R Datasheet HTML 93Page - Cirrus Logic WM8944BECS/R Datasheet HTML 94Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 165 page
background image
WM8944B
90
Rev 4.3
The GPIO inputs to the Interrupt Controller are de-bounced to avoid false detections. The timeout
clock (TOCLK) is required for this function. When using GPIO inputs to the Interrupt Controller, the
TOCLK must be enabled by setting the TOCLK_ENA and OSC_CLK_ENA bits as described in
“Clocking and Sample Rates”.
The Interrupt (IRQ) output can be globally masked by setting the IM_IRQ register. The Interrupt is
masked by default.
The Interrupt (IRQ) output may be configured on any of the GPIO pins
. See “General Purpose Input /
Output” for details of how to configure GPIO pins for Interrupt (IRQ) output.
The Interrupt control fields are defined in Table 63.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R16 (10h)
System
Interrupts
(Read only)
15
TEMP_INT
0
Thermal Interrupt status (Read only)
0 = Thermal interrupt not set
1 = Thermal interrupt set
This bit is latched when set; it is cleared
when the register is Read.
13
GP2_INT
0
GPIO2 Interrupt status (Read only)
0 = GPIO2 interrupt not set
1 = GPIO2 interrupt set
This bit is latched when set; it is cleared
when the register is Read.
12
GP1_INT
0
GPIO1 Interrupt status (Read only)
0 = GPIO1 interrupt not set
1 = GPIO1 interrupt set
This bit is latched when set; it is cleared
when the register is Read.
0
LDO_UV_INT
0
LDO Undervoltage Interrupt (Read only)
0 = LDO Undervoltage interrupt not set
1 = LDO Undervoltage interrupt set
This bit is latched when set; it is cleared
when the register is Read.
R18 (12h)
IRQ Config
0
IM_IRQ
1
IRQ (GPIO output) Mask
0 = Normal
1 = IRQ output is masked
R19 (13h)
System
Interrupts
Mask
15
IM_TEMP_INT
0
Interrupt mask for thermal status
0 = Not masked
1 = Masked
13
IM_GP2_INT
0
Interrupt mask for GPIO2
0 = Not masked
1 = Masked
12
IM_GP1_INT
0
Interrupt mask for GPIO1
0 = Not masked
1 = Masked
0
IM_LDO_UV_IN
T
0
Interrupt mask for LDO Undervoltage
status
0 = Not masked
1 = Masked
Table 63 Interrupt Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com