STM32F303VC datasheet(15/148 Pages) STMICROELECTRONICS

15 / 148 page

DocID023353 Rev 13

15/148

STM32F303xB STM32F303xC

Functional overview

3.7

Power management

3.7.1

Power supply schemes

•

VSS, VDD = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is

provided externally through VDD pins.

•

VSSA, VDDA = 2.0 to 3.6 V: external analog power supply for ADC, DACs, comparators

operational amplifiers, reset blocks, RCs and PLL. The minimum voltage to be applied

to VDDA differs from one analog peripheral to another. Table 3 provides the summary of

the VDDA ranges for analog peripherals. The VDDA voltage level must be always

greater or equal to the VDD voltage level and must be provided first.

•

VBAT = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and

backup registers (through power switch) when VDD is not present.

3.7.2

Power supply supervision

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits.

They are always active, and ensure proper operation above a threshold of 2 V. The device

remains in reset mode when the monitored supply voltage is below a specified threshold,

VPOR/PDR, without the need for an external reset circuit.

•

The POR monitors only the VDD supply voltage. During the startup phase it is required

that VDDA should arrive first and be greater than or equal to VDD.

•

The PDR monitors both the VDD and VDDA supply voltages, however the VDDA power

supply supervisor can be disabled (by programming a dedicated Option bit) to reduce

the power consumption if the application design ensures that VDDA is higher than or

equal to VDD.

The device features an embedded programmable voltage detector (PVD) that monitors the

VDD power supply and compares it to the VPVD threshold. An interrupt can be generated

when VDD drops below the VPVD threshold and/or when VDD is higher than the VPVD

threshold. The interrupt service routine can then generate a warning message and/or put

the MCU into a safe state. The PVD is enabled by software.

3.7.3

Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.

•

The MR mode is used in the nominal regulation mode (Run)

•

The LPR mode is used in Stop mode.

•

The power-down mode is used in Standby mode: the regulator output is in high

impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

Table 3. External analog supply values for analog peripherals

Analog peripheral

Minimum

VDDA supply

Maximum

VDDA supply

ADC / COMP

2.0 V

3.6 V

DAC / OPAMP

2.4 V

3.6V

STM32F303VC Arkusz danych(PDF) 15 Page - STMicroelectronics

STM32F303VC Arkusz danych(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL