Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

MAS3587F Arkusz danych(PDF) 37 Page - Micronas

Numer części MAS3587F
Szczegółowy opis  Audio Encoder/Decoder
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  MICRONAS [Micronas]
Strona internetowa  http://www.micronas.com
Logo MICRONAS - Micronas

MAS3587F Arkusz danych(HTML) 37 Page - Micronas

Back Button MAS3587F Datasheet HTML 33Page - Micronas MAS3587F Datasheet HTML 34Page - Micronas MAS3587F Datasheet HTML 35Page - Micronas MAS3587F Datasheet HTML 36Page - Micronas MAS3587F Datasheet HTML 37Page - Micronas MAS3587F Datasheet HTML 38Page - Micronas MAS3587F Datasheet HTML 39Page - Micronas MAS3587F Datasheet HTML 40Page - Micronas MAS3587F Datasheet HTML 41Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 82 page
background image
ADVANCE INFORMATION
MAS 3587F
Micronas
37
D0:7f3
Oscillator Frequency (reset = 18432dec)
All
bit[19:0]
oscillator frequency in kHz
In order to achieve a correct internal operating frequency of the DSP, the nom-
inal crystal frequency has to be deposited into this memory cell.
Changes at this memory address must be validated by setting bit 0 of D0:7f1.
OfreqControl
D0:7f4
Output Clock Configuration (pin CLKO) (reset = 80000hex)
All
bit[19]
CLKO configuration
0
output clock signal at CLKO
1 (reset)
CLKO is tristate
The CLKO output pin of the MAS 3587F can be disabled via bit [19].
bit[18]
Reserved, must be set to zero
bit[17]
Additional division by 2 if scaler is on (bit[8] cleared)
0 (reset)
oversampling factor 512/768
1
oversampling factor 256/384
bit[16:9]
Reserved, must be set to zero
bit[8]
Output clock scaler
0 (reset)
set output clock according to audio sample rate
(see Table 2–1)
1
output clock fixed at 24.576 or 22.5792 MHz
For a list of output frequencies at pin CLKO please refer to Table 2–1.
bit[7:0]
reserved, must be set to zero
Changes at this memory address must be validated by setting bit[0] of D0:7f1.
OutClkConfig
D0:7f8
S/PDIF1) channel status bits category code setting (reset = 8004hex) All
SpdOutBits
D0:7f9
Soft Mute (reset = 0hex)
Decoder
bit[19:0]
0 (reset)
mute off
1
mute on
SoftMute
D0:7fc
Volume output control: left
→ left gain (reset = 80000
hex)
Decoder
out_LL
D0:7fd
Volume output control: left
→ right gain (reset = 0
hex)
Decoder
out_LR
D0:7fe
Volume output control: right
→ left gain(reset = 0
hex)
Decoder
out_RL
D0:7ff
Volume control: right
→ right gain (reset = 80000
hex)
Decoder
out_RR
1) IEC 958 Amendment1, “Digital Audio Interface”
Table 3–7: D0 Control Memory Cells
Memory
Address
(hex)
Function
Name



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com