MAS3587F datasheet(14/82 Pages) MICRONAS

14 / 82 page

MAS 3587F

ADVANCE INFORMATION

Micronas

2.11. Interfaces

The MAS 3587F uses an I2C control interface, a paral-

lel I/O interface (PIO) for MPEG bit streams and digital

audio interfaces for the incomming/outgoing audio

data (I2S or similar). Alternatively, SPDIF input and

output interfaces can be used. MPEG bit stream input

to the decoder is also possible via a second serial

input interface.

2.11.1. I2C Control Interface

For controlling and program download purposes, a

standard I2C slave interface is implemented. A detailed

description of all functions can be found in Section 3.

2.11.2. S/PDIF Input Interface

The S/PDIF interface receives a one-wire serial bus

signal. In addition to the signal input pin SPDI1/SPDI2,

a reference pin SPDIR is provided to support balanced

signal sources or twisted pair transmission lines.

The synchronization time on the input signal is

<50ms.

The SPDIF input signal can also be switched to the

SPDO pin. In this case the analog input circuit of the

SPDIF inputs (see Fig. 4–16 on page 57) restores the

SPDIF input signal to a full swing signal at SPDO.

For controlling details please refer to Table 3–7 on

page 34.

2.11.3. S/PDIF Output

The S/PDIF output of the baseband audio signals is

provided at pin SPDO.

Note that the S/PDIF output is available only for

MPEG 1 sampling frequencies (32, 44.1, 48 kHz).

2.11.4. Multiline Serial Audio Input (SDI, SDIB)

There are two multiline serial audio input interfaces

(SDI, SDIB) each consisting of the three pins SIC, SII,

SID, and SIBC, SIBI, SIBD. The firmware supports SDI

for audio signals and SDIB for bitstream signals.

The interfaces can be configured as continuous bit

stream or word-oriented inputs. For the MPEG bit-

streams the word strobe pin SIBI must always be con-

nected to VSS, bits must be sent MSB first as created

by the encoder. During enabling the DSP and its inter-

faces, it is strongly recommended to hold the SIBC Pin

low.

In case of the Demand Mode in decoding applications

(see Section 2.8.), the signal clock coming from the

data source must be higher than the nominal data

transmission rate (e.g. 128 kbit/s). Pin EOD is used to

interrupt the data flow whenever the input buffer of the

MAS 3587F is filled.

For controlling details please refer to Table 3–7 on

page 34.

2.11.5. Multiline Serial Output (SDO)

The serial audio output interface of the MAS 3587F is

a standard I2S-like interface consisting of the data

lines SOD, the word strobe SOI and the clock signal

SOC. It is possible to choose between two standard

interface configurations (16-bit data words with word

strobe time offset or 32-bit data words with inverted

SOI-signal).

If the serial output generates 32 bits per audio sample,

only the first 20 bits will carry valid audio data. The

12 trailing bits are set to zero by default.

2.11.6. Parallel Input/Output Interface (PIO)

The parallel interface of the MAS 3587F consists of the

8 data lines PI12...PI19 (MSB) and the control lines

PCS, PR, PRTR, PRTW, and EOD. It can be used for

data exchange with an external memory and for other

special purposes as defined by the DSP software.

The PIO interface is always used for MPEG-data out-

put. For the handshake protocol please refer to

Section 4.6.3.7.

For MPEG-data input, the PIO interface is activated by

setting bits 9,8 in D0:7f1 to 01. For the handshake pro-

tocol please refer to Section 4.6.3.6.

MAS3587F Arkusz danych(PDF) 14 Page - Micronas

MAS3587F Arkusz danych(HTML) 14 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Arkusz danych Pobierz

Link URL