SSM2519ACBZ-R7 datasheet(21/28 Pages) AD

21 / 28 page

Data Sheet

SSM2519

Rev. 0 | Page 21 of 28

EDGE SPEED, POWER, AND CLOCKING CONTROL REGISTER

Address: 0x01, Reset: 0x30, Name: SYS_CTRL

Table 17. Bit Descriptions for SYS_CTRL

Bits

Bit Name

Settings

Description

Reset

Access

HPF_EN

DC blocking high-pass filter enable. The SSM2519 contains a selectable

high-pass filter. The −3 dB frequency is at 6 Hz with a 48 kHz sample rate.

This frequency increases linearly with lower sample rates.

0x0

High-pass filter off

High-pass filter on

AMP_LPM

Amplifier low power mode.

0x0

Normal operation

Low power (return to zero) Class-D mode

DAC_LPM

DAC low power mode.

0x1

Normal operation

Low power operation mode. DAC runs at half speed.

APWDN_EN

Auto power-down enable. Auto power-down automatically puts the IC in

a low power state when 2048 consecutive zero input samples have been

received.

0x1

Auto power-down disabled

Auto power-down enabled

[3:2]

EDGE

Edge rate control. This controls the edge speed of the power stage. The

low EMI operation mode reduces the edge speed, lowering EMI and

power efficiency.

0x0

Normal operation

Lower EMI mode operation

Lowest EMI mode operation

AMCS

Auto MCLK select.

0x0

Master clock rate determined by MCS bits in Register 0x00

Master clock rate automatically detected

ASR

Autosample rate.

0x0

Sample rate setting determined by FS bit in Register 0x02

Autosample and MCLK rate detection enabled

SSM2519ACBZ-R7 Arkusz danych(PDF) 21 Page - Analog Devices

SSM2519ACBZ-R7 Arkusz danych(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Arkusz danych Pobierz

Link URL