LPC47M14X datasheet(20/205 Pages) SMSC

20 / 205 page

SMSC DS – LPC47M14X

Page 20

Rev. 03/19/2001

FUNCTIONAL DESCRIPTION

6.1

SUPER I/O REGISTERS

The address map, shown below in Table 1 shows the addresses of the different blocks of the Super I/O immediately

after power up. The base addresses of the FDC, serial and parallel ports, PME register block, Game port and

configuration register block can be moved via the configuration registers. Some addresses are used to access more

than one register.

6.2

HOST PROCESSOR INTERFACE (LPC)

The host processor communicates with the LPC47M14x through a series of read/write registers via the LPC interface.

The port addresses for these registers are shown in Table 1. Register access is accomplished through I/O cycles or

DMA transfers. All registers are 8 bits wide.

Table 1 – Super I/O Block Addresses

ADDRESS

BLOCK NAME

LOGICAL

DEVICE

NOTES

Base+(0-5) and +(7)

Floppy Disk

Base+(0-7)

Serial Port Com 1

Base1+(0-7)

Base2+(0-7)

Serial Port Com 2

Base+(0-3)

Base+(0-7)

Base+(0-3), +(400-402)

Base+(0-7), +(400-402)

Parallel Port

SPP

EPP

ECP

ECP+EPP+SPP

60, 64

KYBD

Base + 0

Game Port

Base + (0-5F)

Runtime Registers

Base + (0-1)

MPU-401

Base + (0-1)

Configuration

n/a

USB Hub

Note:

Refer to the configuration register descriptions for setting the base address.

Note 1: No Addressable Registers in the Hub Block.

Note 2: Logical Device A is referred to as the Runtime Register block or PME Block and may be

used interchangeably throughout this document.

LPC47M14X Arkusz danych(PDF) 20 Page - SMSC Corporation

LPC47M14X Arkusz danych(HTML) 20 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL