LPC47M14X datasheet(59/205 Pages) SMSC

59 / 205 page

SMSC DS – LPC47M14X

Page 59

Rev. 05/02/2000

For the Write Data case, the FDC activates Write Gate at the beginning of the sync field under the conventional mode.

The controller then writes a new sync field, data address mark, data field, and CRC. With the pre-erase head of the

perpendicular drive, the write head must be activated in the Gap2 field to insure a proper write of the new sync field. For

the 1 Mbps perpendicular mode (WGATE = 1, GAP = 1), 38 bytes will be written in the Gap2 space. Since the bit density

is proportional to the data rate, 19 bytes will be written in the Gap2 field for the 500 Kbps perpendicular mode (WGATE =

1, GAP =0).

It should be noted that none of the alterations in Gap2 size, VCO timing, or Write Gate timing affect normal program

flow. The information provided here is just for background purposes and is not needed for normal operation. Once the

Perpendicular Mode command is invoked, FDC software behavior from the user standpoint is unchanged.

The perpendicular mode command is enhanced to allow specific drives to be designated Perpendicular recording drives.

This enhancement allows data transfers between Conventional and Perpendicular drives without having to issue

Perpendicular mode commands between the accesses of the different drive types, nor having to change write pre-

compensation values.

When both GAP and WGATE bits of the PERPENDICULAR MODE COMMAND are both programmed to "0"

(Conventional mode), then D0, D1, D2, D3, and D4 can be programmed independently to "1" for that drive to be set

automatically to Perpendicular mode. In this mode the following set of conditions also apply:

The GAP2 written to a perpendicular drive during a write operation will depend upon the programmed data rate.

The write pre-compensation given to a perpendicular mode drive will be 0ns.

For D0-D3 programmed to "0" for conventional mode drives any data written will be at the currently programmed

write pre-compensation.

Note: Bits D0-D3 can only be overwritten when OW is programmed as a "1".If either GAP or WGATE is a "1" then D0-

D3 are ignored.

Software and hardware resets have the following effect on the PERPENDICULAR MODE COMMAND:

"Software" resets (via the DOR or DSR registers) will only clear GAP and WGATE bits to "0". D0-D3 are

unaffected and retain their previous value.

"Hardware" resets will clear all bits (GAP, WGATE and D0-D3) to "0", i.e. all conventional mode.

Table 28 – Effects of WGATE and GAP Bits

WGATE

GAP

MODE

LENGTH OF

GAP2 FORMAT

FIELD

PORTION OF

GAP 2

WRITTEN BY

WRITE DATA

OPERATION

Conventional

Perpendicular

(500 Kbps)

Reserved

(Conventional)

Perpendicular

(1 Mbps)

22 Bytes

41 Bytes

0 Bytes

19 Bytes

0 Bytes

38 Bytes

LOCK

In order to protect systems with long DMA latencies against older application software that can disable the FIFO the

LOCK Command has been added. This command should only be used by the FDC routines, and application software

should refrain from using it. If an application calls for the FIFO to be disabled then the CONFIGURE command should

be used.

The LOCK command defines whether the EFIFO, FIFOTHR, and PRETRK parameters of the CONFIGURE command

can be RESET by the DOR and DSR registers. When the LOCK bit is set to logic "1" all subsequent "software RESETS

by the DOR and DSR registers will not change the previously set parameters to their default values. All "hardware"

RESET from the PCI_RESET# pin will set the LOCK bit to logic "0" and return the EFIFO, FIFOTHR, and PRETRK to

their default values. A status byte is returned immediately after issuing a LOCK command. This byte reflects the value

of the LOCK bit set by the command byte.

LPC47M14X Arkusz danych(PDF) 59 Page - SMSC Corporation

LPC47M14X Arkusz danych(HTML) 59 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL