RA4M3 datasheet(43/92 Pages) RENESAS

43 / 92 page

Note:

tPBcyc: PCLKB cycle.

Note 1. tcac: CAC count clock source cycle.

2.3.8

SCI Timing

Table 2.24

SCI timing (1)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter

Symbol Min

Max Unit Test conditions

SCI Input clock cycle

Asynchronous

tScyc

—

tPcyc Figure 2.26

Clock synchronous

—

Input clock pulse width

tSCKW

0.4

0.6

tScyc

Input clock rise time

tSCKr

—

Input clock fall time

tSCKf

—

Output clock cycle

Asynchronous

tScyc

6 (other than SCI1,

SCI2)

8 (SCI1, SCI2)

—

tPcyc

Clock synchronous

—

Output clock pulse width

tSCKW

0.4

0.6

tScyc

Output clock rise time

tSCKr

—

Output clock fall time

tSCKf

—

Transmit data delay

Clock synchronous master mode (internal

clock)

tTXD

—

Figure 2.27

Clock synchronous slave mode (external

clock)

tTXD

—

Receive data setup time Clock synchronous master mode (internal

clock)

tRXS

—

Clock synchronous slave mode (external

clock)

tRXS

—

Receive data hold time

Clock synchronous

tRXH

—

Note:

tPcyc: PCLKA cycle.

tSCKW

tSCKr

tSCKf

tScyc

SCKn

Note:

n = 0 to 4, 9

Figure 2.26

SCK clock input/output timing

RA4M3 Datasheet

2. Electrical Characteristics

R01DS0368EJ0120 Rev.1.20

Dec 2, 2020

Page 43 of 92

RA4M3 Arkusz danych(PDF) 43 Page - Renesas Technology Corp

RA4M3 Arkusz danych(HTML) 43 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Arkusz danych Pobierz

Link URL