RA4M3 datasheet(50/92 Pages) RENESAS

50 / 92 page

Note:

tPcyc: PCLKA cycle.

Note:

Must use pins that have a letter appended to their name, for instance “_A”, “_B”, to indicate group membership. For the SPI

interface, the AC portion of the electrical characteristics is measured for each group.

Note 1. N is set to an integer from 1 to 8 by the SPCKD register.

Note 2. N is set to an integer from 1 to 8 by the SSLND register.

RSPCKn

master select

output

RSPCKn

slave select input

tSPCKWH

VOH

VOL

VOH

tSPCKWL

tSPCKr

tSPCKf

VOL

tSPcyc

tSPCKWH

VIH

VIL

VIH

tSPCKWL

tSPCKr

tSPCKf

VIL

tSPcyc

VOH = 0.7 × VCC, VOL = 0.3 × VCC, VIH = 0.7 × VCC, VIL = 0.3 × VCC

Note:

n = A

Figure 2.34

SPI clock timing

tDr, tDf

tSU

tLEAD

tTD

tLAG

tSSLr, tSSLf

tOH

tOD2

MSB IN

DATA

LSB IN

MSB IN

MSB OUT

DATA

LSB OUT

IDLE

MSB OUT

SSLn0 to

SSLn3

output

RSPCKn

CPOL = 0

output

RSPCKn

CPOL = 1

output

MISOn

input

MOSIn

output

SPI

tOD1

Note:

n = A

Figure 2.35

SPI timing for master when CPHA = 0

RA4M3 Datasheet

2. Electrical Characteristics

R01DS0368EJ0120 Rev.1.20

Dec 2, 2020

Page 50 of 92

RA4M3 Arkusz danych(PDF) 50 Page - Renesas Technology Corp

RA4M3 Arkusz danych(HTML) 50 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Arkusz danych Pobierz

Link URL