RA4M3 datasheet(58/92 Pages) RENESAS

58 / 92 page

SDAn

SCLn

VIH

VIL

tSTAH

tSCLH

tSCLL

P*1

S*1

tSf

tSr

tSCL

tSDAH

tSDAS

tSTAS

tSP

tSTOS

P*1

tBUF

Sr*1

Note 1. S, P, and Sr indicate the following conditions:

S: Start condition

P: Stop condition

Sr: Restart condition

Figure 2.43

I2C bus interface input/output timing

2.3.12

SSIE Timing

Table 2.31

SSIE timing

(1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.

(2) Use pins that have a letter appended to their names, for instance “_A” or “_B” to indicate group membership. For the SSIE interface, the

AC portion of the electrical characteristics is measured for each group.

Parameter

Symbol

Target specification

Unit

Comments

Min.

Max.

SSIBCK0

Cycle

Master

—

Figure 2.44

Slave

—

High level/ low

level

Master

tHC/tLC

0.35

—

Slave

0.35

—

Rising time/

falling time

Master

tRC/tFC

—

0.15

tO / tI

Slave

—

0.15

tO / tI

SSILRCK0/

SSIFS0,

SSITXD0,

SSIRXD0,

SSIDATA0

Input set up

time

Master

tSR

—

Figure 2.46,

Figure 2.47

Slave

—

Input hold time

Master

tHR

—

Slave

—

Output delay

time

Master

tDTR

-10

Slave

Figure 2.46,

Figure 2.47

Output delay

time from

SSILRCK0/

SSIFS0 change

Slave

tDTRW

—

Figure 2.48*1

GTIOC2A,

AUDIO_CLK

Cycle

tEXcyc

—

Figure 2.45

High level/ low level

tEXL/tEXH

0.4

0.6

tEXcyc

RA4M3 Datasheet

2. Electrical Characteristics

R01DS0368EJ0120 Rev.1.20

Dec 2, 2020

Page 58 of 92

RA4M3 Arkusz danych(PDF) 58 Page - Renesas Technology Corp

RA4M3 Arkusz danych(HTML) 58 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Arkusz danych Pobierz

Link URL