CLRC663 datasheet(64/177 Pages) NXP

64 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

Bit

Symbol

Description

RegEn

If this bit is set to logic 1, the register HostCtrl_reg can be changed at the next register

access. The next write access clears this bit automatically.

BusHost

Set to logic 1, the bus is controlled by the host. This bit cannot be set together with the

bit BusSAM. This bit can only be set if the bit RegEn is previously set.

BusSAM

Set to logic 1, the bus is controlled by the SAM. This bit cannot be set together with Bus

Host. This bit can only be set if the bit RegEn is previously set.

RFU

3 to 2

SAMInterface

0h:SAM Interface switched off

1h:SAM Interface SPI active

2h:SAM Interface I2CL active

3h:SAM Interface I2C active

1 to 0

RFU

Table 54. HostCtrl bits

9.4 FIFO configuration register

9.4.1 FIFOControl

FIFOControl defines the characteristics of the FIFO

Bit

Symbol

FIFOSize

HiAlert

LoAlert

FIFOFlush

RFU

Water

LevelExtBit

FIFOLengthExtBits

Access

rights

r/w

Table 55. FIFOControl register (address 02h);

Bit

Symbol

Description

FIFOSize

Set to logic 1, FIFO size is 255 bytes;

Set to logic 0, FIFO size is 512 bytes.

It is recommended to change the FIFO size only, when the FIFO content had been

cleared.

HiAlert

Set to logic 1, when the number of bytes stored in the FIFO buffer fulfils the

following equation:

HiAlert = (FIFOSize - FIFOLength) <= WaterLevel

LoAlert

Set to logic 1, when the number of bytes stored in the FIFO buffer fulfils the

following conditions:

LoAlert =1 if FIFOLength <= WaterLevel

FIFOFlush

Set to logic 1 clears the FIFO buffer. Reading this bit will always return 0

RFU

WaterLevelExtBit

Defines the bit 8 (MSB) for the waterlevel (extension of register WaterLevel). This bit

is only evaluated in the 512-byte FIFO mode. Bits 7..0 are defined in register Water

Level.

Table 56. FIFOControl bits

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

64 / 177

CLRC663 Arkusz danych(PDF) 64 Page - NXP Semiconductors

CLRC663 Arkusz danych(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL