Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AX88796ALF Arkusz danych(PDF) 29 Page - ASIX Electronics Corporation

Numer części AX88796ALF
Szczegółowy opis  10/100BASE 3-in-1 Local CPU Bus Fast Ethernet Controller with Embedded SRAM
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ASIX [ASIX Electronics Corporation]
Strona internetowa  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88796ALF Arkusz danych(HTML) 29 Page - ASIX Electronics Corporation

Back Button AX88796ALF Datasheet HTML 25Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 26Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 27Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 28Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 29Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 30Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 31Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 32Page - ASIX Electronics Corporation AX88796ALF Datasheet HTML 33Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 68 page
background image
29
AX88796ALF
3-in-1 Local Bus Fast Ethernet Controller
Copyright © 2006-2013 ASIX Electronics Corporation. All rights reserved.
COLLISION RECOVERY
During transmission, the Buffer Management logic monitors the transmit circuitry to determine if a collision
has occurred. If a collision is detected, the Buffer Management logic will reset the FIFO and restore the
Transmit DMA pointers for retransmission of the packet. The COL bit will be set in the TSR and the NCR
(Number of Collisions Register) will be incremented. If 15 retransmissions each result in a collision the
transmission will be aborted and the ABT bit in the TSR will be set.
Transmit Packet Assembly Format
The following diagrams describe the format for how packets must be assembled prior to transmission for
different byte ordering schemes. The various formats are selected in the Data Configuration Register and
setting the CPU[1:0] pins for ISA, 80186, MC68K or MCS-51 mode.
D15
D8
D7
D0
Destination Address 1
Destination Address 0
Destination Address 3
Destination Address 2
Destination Address 5
Destination Address 4
Source Address 1
Source Address 0
Source Address 3
Source Address 2
Source Address 5
Source Address 4
Type / Length 1
Type / Length 0
Data 1
Data 0
WTS = 1 in Data Configuration Register.
This format is used with ISA or 80186 Mode.
D15
D8
D7
D0
Destination Address 0
Destination Address 1
Destination Address 2
Destination Address 3
Destination Address 4
Destination Address 5
Source Address 0
Source Address 1
Source Address 2
Source Address 3
Source Address 4
Source Address 5
Type / Length 0
Type / Length 1
Data 0
Data 1
WTS = 1 in Data Configuration Register.
This format is used with MC68K Mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com