| Zakładka z wyszukiwarką danych komponentów |
|
STM32H533CE Arkusz danych(PDF) 174 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H533CE Arkusz danych(HTML) 174 Page - STMicroelectronics |
|
174 / 231 page ![]() Electrical characteristics STM32H533xx 174/231 DS14539 Rev 1 Figure 41. ADC conversion timing diagram 6 bits 47 2.14E-08 3.16E-08 68 2.23E-08 3.21E-08 100 2.40E-08 3.31E-08 150 2.68E-08 3.52E-08 220 3.13E-08 3.87E-08 330 3.89E-08 4.51E-08 470 4.88E-08 5.39E-08 680 6.38E-08 6.79E-08 1000 8.70E-08 8.97E-08 1500 1.23E-07 1.24E-07 2200 1.73E-07 1.73E-07 3300 2.53E-07 2.49E-07 4700 3.53E-07 3.45E-07 6800 5.04E-07 4.90E-07 10000 7.34E-07 7.11E-07 15000 1.09E-06 1.05E-06 1. Specified by design - Not tested in production. 2. Data valid up to 130 °C, with a 22 pF PCB capacitor, and VDDA = 1.6 V. 3. Slow channels correspond to all ADC inputs except for the fast channels. Table 91. Minimum sampling time versus RAIN(1)(2) (continued) Resolution RAIN (Ω) Minimum sampling time (s) Fast channel Slow channel(3) CLK 1. The sampling time defines the minimum sampling clock cycles (SMP) to be programmed in the ADC (refer to the product reference manual for details). Sampling (1) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Mux Number of CLK clock cycles = ADC resolution / 2 Total conversion time: 0.5 +Tsamp + N/2 SMP 1/2 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |