| Zakładka z wyszukiwarką danych komponentów |
|
ST7265X Arkusz danych(PDF) 109 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7265X Arkusz danych(HTML) 109 Page - STMicroelectronics |
|
109 / 166 page ![]() ST7265x 109/166 11.7 I²C SINGLE MASTER BUS INTERFACE (I2C) 11.7.1 Introduction The I2C Bus Interface serves as an interface be- tween the microcontroller and the serial I2C bus. It provides single master functions, and controls all I2C bus-specific sequencing, protocol and timing. It supports fast I²C mode (400kHz). 11.7.2 Main Features – Parallel bus /I2C protocol converter – Interrupt generation – Standard I2C mode /Fast I2C mode – 7-bit Addressing s I2C single Master Mode – End of byte transmission flag – Transmitter/Receiver flag – Clock generation 11.7.3 General Description In addition to receiving and transmitting data, this interface converts it from serial to parallel format and vice versa, using either an interrupt or polled handshake. The interrupts are enabled or disabled by software. The interface is connected to the I2C bus by a data pin (SDAI) and by a clock pin (SCLI). It can be connected both with a standard I2C bus and a Fast I2C bus. This selection is made by soft- ware. Mode Selection The interface can operate in the two following mo- des: – Master transmitter/receiver By default, it is idle. The interface automatically switches from idle to master after it generates a START condition and from master to idle after it generates a STOP con- dition. Communication Flow The interface initiates a data transfer and genera- tes the clock signal. A serial data transfer always begins with a start condition and ends with a stop condition. Both start and stop conditions are gene- rated by software. Data and addresses are transferred as 8-bit bytes, MSB first. The first byte following the start condi- tion is the address byte. A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to Fig- ure 66. Figure 66. I2C BUS Protocol SCL SDA 12 8 9 MSB ACK STOP START CONDITION CONDITION VR02119B |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |