Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

STLC1502 Arkusz danych(PDF) 41 Page - STMicroelectronics

Numer części STLC1502
Szczegółowy opis  VOICE OVER IP PROCESSOR
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC1502 Arkusz danych(HTML) 41 Page - STMicroelectronics

Back Button STLC1502 Datasheet HTML 37Page - STMicroelectronics STLC1502 Datasheet HTML 38Page - STMicroelectronics STLC1502 Datasheet HTML 39Page - STMicroelectronics STLC1502 Datasheet HTML 40Page - STMicroelectronics STLC1502 Datasheet HTML 41Page - STMicroelectronics STLC1502 Datasheet HTML 42Page - STMicroelectronics STLC1502 Datasheet HTML 43Page - STMicroelectronics STLC1502 Datasheet HTML 44Page - STMicroelectronics STLC1502 Datasheet HTML 45Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 81 page
background image
41/81
STLC1502
7.5 SPI-Serial Peripheral Interface
The Serial Peripheral Interface (SPI) allows full-duplex, synchronous, serial communication with external
devices. An SPI system may consist of a master and one or more slaves or a system in which devices
may be either masters or slaves.
The SPI is normally used for communication between the microcontroller and external peripherals.
7.5.1 Main Features
Full duplex, three-wire synchronous transfers
Master mode operation (clock generation)
Four master mode frequencies
Four programmable master bit rates
Programmable clock polarity and phase
End of transfer interrupt flag
Write collision flag protection
Master mode fault protection capability.
The SPI is connected to external devices through 3 pins:
SMI: Master In
SMO: Master Out
SCK: Serial Clock pin
Int Base + 0x28
IRQSourceSel
R/W
Select the test mode of the IRQ
cause on the interrupt control-
ler (if the bit 0 is set). In this
case
the
IRQTestSource
becomes the interrupt source
cause.
Int.Base + 0x2C
FIQTestSource
R/W
Usable when the bit 0 of the
FIQSourceSel is set to one. In
this case this register is the
interrupt source cause. If set,
the cause is active (interrupt
generated) while if reset, the
cause is not active.
Int Base + 0x30
FIQSourceSel
R/W
Select the test mode of the FIQ
cause on the interrupt control-
ler (if the bit 0 is set). In this
case
the
FIQTestSource
becomes the interrupt source
cause. Moreover this register
contains also the selection for
the FIQ interrupt cause.
Address
Register Name
R/W
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com