STLC1502 datasheet(54/81 Pages) STMICROELECTRONICS

54 / 81 page

STLC1502

54/81

7.9.2 Receive Message from ARM by Host Processor

After receiving interrupt from ARM:

•

Clear Output Index Register (address b.001) by writing any value.

•

Read message from Output Message Buffer by consecutively reading from its address (b.110). Each

read will cause the Output Index Register to increment by 1 and access another byte location.

•

Clear the Output Status Reg (address b.000) by writing any value (the ARM can clear the OSR by

writing 0 to it).

7.9.3 Send Message from ARM to Host Processor

•

Read Output Status Register. If h0001, the HP has not read out the last message. If 0x0000, the HP

has read the last message and the Output Message Buffer is available for use.

•

Write message into Output Message Buffer. This buffer is directly addressable by the ARM.

•

Write 0x0001 to Output Status Register to interrupt the HP

7.9.4 Receive Message from Host Processor by ARM

After receiving interrupt from HP:

•

Read message from Input Message Buffer.This buffer is directly addressable by the ARM.

•

Clear the Input Status Reg by writing 0x0001 to its address (the HP can clear the ISR by writing 0 to

it).

In the following table there is the list of the available external signals of the HPI interface.

Table : External signals of HPI

7.9.5 HPI Memory map

NAME

Signal type

Description

HPI_CLK

HPI bus clock form Host Processor

HPI_CS

Active low select from Host Processor.

HPI_AS

Address strobe from Host Processor.

HPI_R

R/W from Host Processor

HPI_ADDR(2:0)

Host Processor address

HPI_DATA(7:0)

INOUT

Host Processor data bus lines.

HP_INT

OUT

Interrupt to Host Processor

STLC1502 Arkusz danych(PDF) 54 Page - STMicroelectronics

STLC1502 Arkusz danych(HTML) 54 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Arkusz danych Pobierz

Link URL