Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

STLC5460 Arkusz danych(PDF) 26 Page - STMicroelectronics

Numer części STLC5460
Szczegółowy opis  LINE CARD INTERFACE CONTROLLER
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5460 Arkusz danych(HTML) 26 Page - STMicroelectronics

Back Button STLC5460 Datasheet HTML 22Page - STMicroelectronics STLC5460 Datasheet HTML 23Page - STMicroelectronics STLC5460 Datasheet HTML 24Page - STMicroelectronics STLC5460 Datasheet HTML 25Page - STMicroelectronics STLC5460 Datasheet HTML 26Page - STMicroelectronics STLC5460 Datasheet HTML 27Page - STMicroelectronics STLC5460 Datasheet HTML 28Page - STMicroelectronics STLC5460 Datasheet HTML 29Page - STMicroelectronics STLC5460 Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 54 page
background image
Second Case CM = 0 (Bit of Command Register).
The auxiliary Memory is selected.
PCM
DT6
DT5
DT4
DT3
DT2
DT1
DT0
-
MON
TX
-
M0
G2G1G0
PCM Bit is not significant. The other bits are relevant only if multiplex is GCI (See bits of Multiplex Con-
figuration Register : GCI M0 and/or GCI M1).
MON
Command/Indicate
MON = 0. The channel is Command/Indicate
MON = 1. The channel is MON channel.
TX
Transmitter
TX = 1. The transmit channel is selected.
TX = 0. The receive channel is selected.
M0
Multiplex 0.
M0 = 0. The GCI multiplex 0 is selected.
M0 = 1. The GCI multiplex 1 is selected.
G2/G0
GCI 0/2
One of eight GCI channels of the multiplex selected (one GCI channel is
constituted by five sub-channels : B1, B2, D, C/I and MON).
If Multiplex is not GCI, the GCI channels are not validated. The 32 Time Slots of the multiplex can be
used for switching.
STATUS REGISTER (STATUS)
7
0
BID
BUSY
PRSR
MONR
MONT
CIR
EXT
INS
After Reset 00 (H)
Each bit of this register is read only, except BID (bit) which can be written and read by the microproces-
sor.
BID
Bi-directional Switching.
BID = 1. two connection paths are established with the same
µp instruction.
The
µp writes successively into three register: Command Register, Source Register
and the Destination register lastly, when the Destination register has been written a
write command memory starts to set up the connection required by the
µp.
The same information is used to establish a symmetrical connection:
Source register and Destination register are swapped, and so are the SS0/1 and
DS0/1 bit of Command Register.
BID = 0: one connection path is established.
The
µp writes successively into three register: Command register, Source register
and Destination register lastly, when the Destination register has been written a write
command memory start to set up the connection required by the
µp.
STLC5460
26/54



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com