STLC5460 datasheet(39/54 Pages) STMICROELECTRONICS

39 / 54 page

RCM

Subchannel select

and data rate

1 of 192 input timeslots

1 of 2 insert registers

1 of 192 output timeslots

1 of 2 extract registers

CMD

SRC

DST

Command Memory

194 words of 14 bits

R=0 Write

CM=1 Command

Memory

APPENDIX

MEMORY ACCESSES

COMMAND MEMORY ACCESSES. CM=1

Write Command Memory:

CMD and SRC registers are written if their bits have not the right value.

CMD and SRC registers can be written in any order.

DST register is always written the last

Read Command Memory in two steps:

First step: register writing

CMD register is written if its bits are not the right value.

SRC register is not written.

DST register is always written the last.

R CM

bits not used

1 of 192 output timeslots

1 of 2 extract register

CMD

SRC

DST

Command Memory

194 words of 14 bits

OUT

R CM

selected channel

and data rate

1 of 192 input timeslots

1 of 2 insert registers

1 of 192 output timeslots

1 of 2 extract register s

CMD

SRC

DST

Second step: register reading:

CMD and SRC registers may be read in any order.

DST register is not changed.

STLC5460

39/54

STLC5460 Arkusz danych(PDF) 39 Page - STMicroelectronics

STLC5460 Arkusz danych(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Arkusz danych Pobierz

Link URL