910GL datasheet(37/426 Pages) INTEL

37 / 426 page

Signal Description

Datasheet

Signal Name

Type

Description

HREQ[4:0]#

I/O

GTL+

Host Request Command: These signals define the attributes of the

request. HREQ[4:0]# are transferred at 2x rate. They are asserted by the

requesting agent during both halves of Request Phase. In the first half the

signals define the transaction type to a level of detail that is sufficient to

begin a snoop request. In the second half the signals carry additional

information to define the complete transaction type.

The transactions supported by the (G)MCH Host Bridge are defined in the

Host Interface section of this document.

HTRDY#

GTL+

Host Target Ready: This signal indicates that the target of the processor

transaction is able to enter the data transfer phase.

HRS[2:0]#

GTL+

Response Signals: These signals indicate the type of response as shown

below:

000 = Response type

001 = Idle state

010 = Retry response

011 = Deferred response

100 = Reserved (not driven by (G)MCH)

101 = Hard Failure (not driven by (G)MCH)

110 = No data response

111 = Implicit Writeback

111 = Normal data response

BSEL[2:0]

CMOS

Bus Speed Select: At the de-assertion of RSTIN#, the value sampled on

these pins determines the expected frequency of the bus.

HRCOMP

I/O

CMOS

Host RCOMP: Used to calibrate the Host GTL+ I/O buffers.

This signal is powered by the Host Interface termination rail (VTT).

HSCOMP

I/O

CMOS

Slew Rate Compensation: Compensation for the Host Interface.

HSWING

Host Voltage Swing: This signal provides the reference voltage used by

FSB RCOMP circuits. HSWING is used for the signals handled by

HRCOMP.

HVREF

Host Reference Voltage Reference: Voltage input for the data, address,

and common clock signals of the Host GTL interface.

910GL Arkusz danych(PDF) 37 Page - Intel Corporation

910GL Arkusz danych(HTML) 37 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL