QG80331M500 datasheet(48/67 Pages) INTEL

48 / 67 page

Specification Update

Intel® 80331 I/O Processor

Specification Changes

Processor Device ID has been removed

Issue:

The Processor Device ID (PDIR) at FFFF E780h is suppose to mirror the JTAG ID, but instead has

a value of 0x0. This register is not to be fixed in future steppings, since there are other registers that

can be read to determine processor type and revision information.

1.5K pull-down required on AD[15] of the PBI bus

Issue:

In order to prevent secondary PCI clock instabilities, make sure AD[15] of the PBI bus has a 1.5 K

pull-down.

OCD and Receive Enable calibration de-featured

Issue:

The ability to adjust the electrical interface to account for out of specification DDR-II DIMMs

using OCD (off-chip driver) and receive enable calibration, is no longer a supported feature.

10.

New Watchdog Timer (WDT) functionality in B-0 stepping

Issue:

Watchdog timer (WDT) expiration can either generate a chip reset or a core interrupt. Added

Watchdog timer interrupt control to the following register bits: INTCTL0.17, INTSTR0.17,

IINTSRC0.17, FINTSRC0.17, IPR1.3:2

Control for WDT reset or interrupt generation is done by the interrupt mask bit, INTCTL0.17.

When clear (default), the WDT generates a reset. When set, the WDT generates an interrupt to the

core. These functions are mutually exclusive. The WDT is disabled by default see the developers

manual for the enabling sequence.

11.

PWRDELAY needs only a pull-up for battery back-up mode

Issue:

The I2C bus has been removed from the processor reset equation (see erratum #35). This allows the

PWRDELAY circuit to be simplified to a single pull-up resistor, to enable battery back-up mode.

PWRDELAY must be isolated from all other circuitry, and only a 1.5K pull-up to 3.3 V is required.

When battery back-up is not required, PWRDELAY should have a 1.5 K pull-down resistor.

Note:

In some applications PWRDELAY may control other board logic. Before making this change,

make sure the other logic is not adversely impacted.

12.

ARB_EN signal has been de-featured

Issue:

The ARB_EN reset strap, muxed on AD[1], has been de-featured from the 80331. When using ‘no

bridge’ mode (BRG_EN=0), ARB_EN needs to be pulled low.

13.

Intel® 80331 I/O Processor Design Guide change for Unbuffered DDR-I

dual-banked DIMMs

Issue:

The latest routing guidelines for unbuffered DDR-I dual-banked DIMMs are available upon

request and is included in the next revision of the design guide.

Update - These routing guidelines were added to the October 2004 release of the 80331 design

guide (273823-002)

14.

DDRRES2 can be pulled down to reduce current during self-refresh

Issue:

DDRRES2 is used as compensation for DDR-II OCD. Since OCD is not supported in the 80331

(see Specification Change #9), then DDRRES2 can be pulled down to reduce current draw during

self-refresh mode.

15.

Intel® 80331 I/O Processor Design Guide change for Peripheral Bus

Interface (PBI)

Issue:

The latest routing guidelines for the Peripheral Bus Interface (PBI) are available upon request and

included in the next revision of the Intel® 80331 I/O Processor Design Guide.

QG80331M500 Arkusz danych(PDF) 48 Page - Intel Corporation

QG80331M500 Arkusz danych(HTML) 48 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Arkusz danych Pobierz

Link URL