QG80331M500 datasheet(52/67 Pages) INTEL

52 / 67 page

Specification Update

Intel® 80331 I/O Processor

Specification Clarifications

Write requirements for the Peripheral Bus Interface

Issue:

PBI write requirements are:

• must set up the Flash or memory to accept writes.

• must ensure the write has occurred before another one starts.

• it is illegal to burst writes to the PBI.

The data presented should not be larger than the PBI width.

Any PBI device should be mapped in the MMU the same. Making the device address space

cachable can result in buffered/coalesced writes, which are burst to the PBI. XCB=000 and

XCB=001 are the only cache policies that should be used for PBI. All other cache policies result in

multi-byte transactions.

Status:

No Fix. See the Table , “Summary Table of Changes” on page 9.

PCI-X Status Register during PCI mode

Issue:

The PCI-X Status Register (PX_SR, offset E4h-E5h) in the ATU has meaning only in PCI-X mode.

The device number and bus number fields are always updated when a configuration write is

detected. The ATU always grabs AD[15:11] for configuration writes, whether it is in PCI or PCI-X

mode. When a PCI configuration transaction occurs, the Device Number bits (7:3) are updated to a

value of “00000” from the default value of “11111”. The bus number bits (15:8) are only grabbed

during the attribute phase (which does not exist for PCI).

Status:

No Fix. See the Table , “Summary Table of Changes” on page 9.

M_RST# driven to DDR-II or DDR-I voltage levels

Issue:

The de-asserted voltage level on M_RST# with DDR-II is 1.8 Volts and with DDR-I is 2.5 Volts.

When M_RST# is needed for other devices (i.e,. - Flash), make sure these voltage levels are

appropriate for the target device.

Status:

No Fix. See the Table , “Summary Table of Changes” on page 9.

BIU master abort causes two interrupts on reads.

Issue:

The B-0 stepping added a Bus Interface Unit (BIU) interrupt when the BIU gets master aborted on

an internal bus write (see erratum #8). The functionality is different between a read and write case.

For a write, the BIU master abort asserts IINTSRC.29 (when enabled) and does not assert an error

to the core. For a read, the BIU master abort asserts both IINTSRC[29] (when enabled) and an

error to the core. Therefore, on a read case two interrupts is generated. When the interrupt source is

masked, then only the master abort on reads is detected, and this is from the direct core error.

Status:

No Fix. See the Table , “Summary Table of Changes” on page 9.

QG80331M500 Arkusz danych(PDF) 52 Page - Intel Corporation

QG80331M500 Arkusz danych(HTML) 52 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Arkusz danych Pobierz

Link URL