| Zakładka z wyszukiwarką danych komponentów |
|
MRF49XA-I/T Arkusz danych(PDF) 36 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MRF49XA-I/T Arkusz danych(HTML) 36 Page - Microchip Technology |
|
36 / 102 page ![]() MRF49XA DS70590C-page 36 Preliminary © 2009-2011 Microchip Technology Inc. REGISTER 2-13: PMCREG: POWER MANAGEMENT CONFIGURATION REGISTER (POR: 0x8208) W-1 W-0 W-0 W-0 W-0 W-0 W-1 W-0 CCB<15:8> bit 15 bit 8 W-0 W-0 W-0 W-0 W-1 W-0 W-0 W-0 RXCEN BBCEN(1) TXCEN SYNEN OSCEN LBDEN WUTEN(3) CLKOEN bit 7 bit 0 Legend: r = reserved bit R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-8 CCB<15:8>: Command Code bits The command code bits (10000010b) are serially sent to the microcontroller to identify the bits to be written in the PMCREG. bit 7 RXCEN: Receiver Chain Enable bit The receiver chain consists of a baseband circuit, synthesizer and crystal oscillator. 1 = Enables receiver chain 0 = Disables receiver chain bit 6 BBCEN: Baseband Circuit Enable bit(1) The baseband circuit, synthesizer and oscillator work together to demodulate and recover the data transmitted to the synthesizer (SYNEN bit). The OSCEN bit must be enabled along with the baseband circuits in order to receive data. 1 = Enables baseband circuit 0 = Disables baseband circuit bit 5 TXCEN: Transmit Chain Enable bit The transmit chain consists of power amplifier, synthesizer, oscillator and transmit register. 1 = Enables the transmitter chain and starts transmission (if the TX register is enabled) 0 = Disables transmitter chain bit 4 SYNEN: Synthesizer Enable bit The synthesizer consists of a PLL, oscillator and VCO for controlling the channel frequency. 1 = Enables the synthesizer 0 = Disables the synthesizer bit 3 OSCEN: Crystal Oscillator Enable bit 1 = Enables the crystal oscillator 0 = Disables the crystal oscillator bit 2 LBDEN: Low Battery Detector Enable bit The battery detector can be programmed to 32 different threshold levels(2). 1 = Enables the battery voltage detector circuit 0 = Disables the battery voltage detector circuit bit 1 WUTEN: Wake-up Timer Enable bit(3) 1 = Enables the wake-up timer circuit 0 = Disables the wake-up timer circuit Note 1: This bit can be disabled to reduce current consumption. 2: See BCSREG (Register 2-16) for programming details. 3: See WTSREG (Register 2-14) for details on programming the wake-up timer value. 4: If the CLKOEN bit is cleared by enabling the clock output, the oscillator continues to run even if the OSCEN bit is cleared. The device will not fully enter into the Sleep mode. |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |