MRF49XA-ISLASHT datasheet(41/102 Pages) MICROCHIP

41 / 102 page

Preliminary

DS70590C-page 41

MRF49XA

PLLCREG: PLL CONFIGURATION REGISTER (POR: 0xCC77)

W-1

W-0

W-1

W-0

CCB<15:8>

bit 15

bit 8

W-0

W-1

W-0

W-1

—

CBTC<1:0>

PDDS

PLLDD

PLLBWB

bit 7

bit 0

Legend:

r = reserved bit

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-8

CCB<15:8>: Command Code bits

The command code bits (11001100b) are serially sent to the microcontroller to identify the bits to be

written in the PLLCREG.

bit 7

Unimplemented: Write as ‘0’

bit 6-5

CBTC<1:0>: Clock Buffer Time Control bits

These bits control the rise and fall time for the clock buffer which is dependant on the output clock

frequency from the BCSREG.

11 = 5 MHz - 10 MHz

10 = 3.3 MHz

01 = 2.5 MHz or less

00 = 2.5 MHz or less

bit 4

Reserved: Masked to ‘1’

bit 3

PDDS: Phase Detector Delay Switch bit

1 = Enables the phase detector delay function

0 = Disables the phase detector delay function

bit 2

PLLDD: PLL Dithering Disable bit

1 = Disables PLL dithering

0 = Enables PLL dithering

bit 1

Reserved: Write as ‘1’

bit 0

PLLBWB: PLL Bandwidth bit

Enabling the bit configures higher data rates, faster settling and reduced phase noise; thus, resulting

in a better RF performance.

1 = -102 dBc/Hz, > 90 kbps (max 256 kbps)

0 = -107 dBc/Hz, < 90 kbps (max 86.2 kbps)

MRF49XA-I/T Arkusz danych(PDF) 41 Page - Microchip Technology

MRF49XA-I/T Arkusz danych(HTML) 41 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL