RM0319 datasheet(56/368 Pages) STMICROELECTRONICS

56 / 368 page

Multiport DDR controller (MPMC)

RM0319

56/368

Doc ID 022640 Rev 3

●

Configurable memory parameters:

–

Row address from 8 to 15 bits

–

Column address from 7 to 14 bits

–

Memory internal banks 4 or 8

●

Programmable DQS0/1 signals per byte configurable single ended and differential

mode

●

Built-in adjustable delay compensation circuitry (DCC) for reliable data sends and

captures timing

●

Dynamic memory self refresh power reduction automatically activated from SoC power

management unit

6.3

Functional description

Figure 15.

MPMC block diagram

The multiport memory controller supports high memory bandwidth and an efficient

arbitration scheme for high priority agent requests.

The memory controller architecture consists of the following main sub-blocks:

●

AHB port interfaces

●

Arbiter

●

Command queue with placement logic

●

Write data queue

●

DRAM command processing

The core controller interfaces with standard AHB ports through the interface blocks. All

requests are processed through the internal arbiter which feeds single commands to the

command queue of the core controller. Write and read data is routed independently of the

arbiter through the data interfaces. There are multiple write data interfaces to the write data

AHB-CFG

AHB0

AHB1

AHB2

AHB3

AHB4

PHY

Ext.Memory I/F

Multi port Memory Controller

CORE

Controller

RM0319 Arkusz danych(PDF) 56 Page - STMicroelectronics

RM0319 Arkusz danych(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL