MPC755 datasheet(22/56 Pages) MOTOROLA

22 / 56 page

MPC755 RISC Microprocessor Hardware Specifications, Rev. 6.1

Freescale Semiconductor

Electrical and Thermal Characteristics

Figure 11 provides the AC test load for TDO and the boundary-scan outputs of the MPC755.

Figure 11. AC Test Load for the JTAG Interface

Figure 12 provides the JTAG clock input timing diagram.

Figure 12. JTAG Clock Input Timing Diagram

TRST assert time

tTRST

—

Input setup times:Boundary-scan data

TMS, TDI

tDVJH

tIVJH

—

Input hold times:Boundary-scan data

TMS, TDI

tDXJH

tIXJH

—

Valid times:Boundary-scan data

TDO

tJLDV

tJLOV

—

Output hold times:Boundary-scan data

TDO

tJLDH

tJLOH

—

TCK to output high impedance:Boundary-scan data

TDO

tJLDZ

tJLOZ

4, 5

Notes:

1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal in question. The output

timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 11). Time-of-flight delays must be added

for trace lengths, vias, and connectors in the system.

2. TRST is an asynchronous level sensitive signal which must be asserted for this minimum time to be recognized.

3. Non-JTAG signal input timing with respect to TCK.

4. Non-JTAG signal output timing with respect to TCK.

5. Guaranteed by design and characterization.

Table 13. JTAG AC Timing Specifications (Independent of SYSCLK) 1 (continued)

At recommended operating conditions (see Table 3)

Parameter

Symbol

Min

Max

Unit

Notes

Output

Z0 = 50 Ω

OVDD/2

RL = 50 Ω

TCLK

VM = Midpoint Voltage (OVDD/2)

tTCLK

tJR

tJF

tJHJL

MPC755 Arkusz danych(PDF) 22 Page - Motorola, Inc

MPC755 Arkusz danych(HTML) 22 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Arkusz danych Pobierz

Link URL