DA7217 datasheet(86/170 Pages) RENESAS

86 / 170 page

DA7217

Ultra-Low Power Stereo Codec

Datasheet

Revision 3.5

23-Feb-2022

CFR0011-120-00

86 of 169

Table 90: SR (Page 0: 0x0000000B)

Bit

Mode

Symbol

Description

Reset

7:4

R/W

sr_dac

DAC Sample rate control

0001 = 8.000 kHz

0010 = 11.025 kHz

0011 = 12.000 kHz

0101 = 16.000 kHz

0110 = 22.050 kHz

0111 = 24.000 kHz

1001 = 32.000 kHz

1010 = 44.100 kHz

1011 = 48.000 kHz

1110 = 88.200 kHz

1111 = 96.000 kHz

0xA

3:0

R/W

sr_adc

ADC Sample rate control

0001 = 8.000 kHz

0010 = 11.025 kHz

0011 = 12.000 kHz

0101 = 16.000 kHz

0110 = 22.050 kHz

0111 = 24.000 kHz

1001 = 32.000 kHz

1010 = 44.100 kHz

1011 = 48.000 kHz

1110 = 88.200 kHz

1111 = 96.000 kHz

0xA

Table 91: PC_COUNT (Page 0: 0x0000000C)

Bit

Mode

Symbol

Description

Reset

R/W

pc_resync_auto

PC resync mode control

0 = No resync - just double sample or skip a sample

if the DAI drifts with respect to the system clock

1 = Automatically resync if the DAI drifts with

respect to the system clock

0x1

R/W

pc_freerun

Enables the filter operation when DAI is not enabled

or no DAI clocks are available (ADC to DAC

processing path)

0 = ADC and DAC Filters synchronised to the DAI

1 = Filters free running

Note: This should be set to 1 if the ADC is feeding

the DAC directly and no DAI clocks are present

0x0

DA7217 Arkusz danych(PDF) 86 Page - Renesas Technology Corp

DA7217 Arkusz danych(HTML) 86 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL