Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

ADV7342 Arkusz danych(PDF) 78 Page - Analog Devices

Numer części ADV7342
Szczegółowy opis  Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADV7342 Arkusz danych(HTML) 78 Page - Analog Devices

Back Button ADV7342 Datasheet HTML 74Page - Analog Devices ADV7342 Datasheet HTML 75Page - Analog Devices ADV7342 Datasheet HTML 76Page - Analog Devices ADV7342 Datasheet HTML 77Page - Analog Devices ADV7342 Datasheet HTML 78Page - Analog Devices ADV7342 Datasheet HTML 79Page - Analog Devices ADV7342 Datasheet HTML 80Page - Analog Devices ADV7342 Datasheet HTML 81Page - Analog Devices ADV7342 Datasheet HTML 82Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 88 page
background image
ADV7342/ADV7343
Rev. 0 | Page 78 of 88
522
523
524
525
9
10
11
20
21
22
DISPLAY
DISPLAY
VERTICAL BLANK
ODD FIELD
EVEN FIELD
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
283
284
285
ODD FIELD
EVEN FIELD
DISPLAY
DISPLAY
VERTICAL BLANK
5
7
6
4
3
2
1
8
HSYNC
VSYNC
HSYNC
VSYNC
Figure 107. SD Slave Mode 2, NTSC
622
623
624
625
21
22
23
DISPLAY
VERTICAL BLANK
ODD FIELD
EVEN FIELD
DISPLAY
309
310
311
312
313
314
315
316
317
318
319
334
335
336
DISPLAY
VERTICAL BLANK
ODD FIELD
EVEN FIELD
DISPLAY
320
7
6
5
4
3
2
1
HSYNC
VSYNC
HSYNC
VSYNC
Figure 108. SD Slave Mode 2, PAL
Mode 2—Master Option (Subaddress 0x8A = X X X X X 1 0 1)
In this mode, the ADV7342/ADV7343 can generate horizontal and vertical sync signals. A coincident low transition of both HSYNC and
VSYNC inputs indicates the start of an odd field.
A VSYNC low transition when HSYNC is high indicates the start of an even field. The ADV7342/ADV7343 automatically blank all
normally blank lines as per CCIR-624. HSYNC and VSYNC are output on the S_HSYNC and S_VSYNC pins, respectively.
Cb
Y
PIXEL
DATA
HSYNC
VSYNC
PAL = 132 × CLOCK/2
NTSC = 122 × CLOCK/2
Y
Cr
Figure 109. SD Timing Mode 2, Even-to-Odd Field Transition (Master/Slave)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com