PIC12F683 datasheet(18/148 Pages) MICROCHIP

18 / 148 page

PIC12F683

DS41211B-page 16

Preliminary

 2004 Microchip Technology Inc.

2.2.2.6

PCON Register

The Power Control (PCON) register contains flag bits

(see Table 12-2) to differentiate between a:

• Power-on Reset (POR)

• Brown-out Detect (BOD)

• Watchdog Timer Reset (WDT)

• External MCLR Reset

The PCON register also controls the Ultra Low-Power

Wake-up and software enable of the BOD.

The PCON register bits are shown in Register 2-6.

PCON – POWER CONTROL REGISTER (ADDRESS: 8Eh)

U-0

R/W-0

R/W-1

U-0

R/W-0

R/W-x

—

ULPWUE

SBODEN

—

—POR

BOD

bit 7

bit 0

bit 7-6

Unimplemented: Read as ‘0’

bit 5

ULPWUE: Ultra Low-Power Wake-up Enable bit

= Ultra Low-Power Wake-up enabled

= Ultra Low-Power Wake-up disabled

bit 4

SBODEN: Software BOD Enable bit(1)

= BOD enabled

= BOD disabled

bit 3-2

Unimplemented: Read as ‘0’

bit 1

POR: Power-on Reset Status bit

= No Power-on Reset occurred

= A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0

BOD: Brown-out Detect Status bit

= No Brown-out Detect occurred

= A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)

Note 1: BODEN<1:0> = 01 in the Configuration Word register for this bit to control the BOD.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

- n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

PIC12F683 Arkusz danych(PDF) 18 Page - Microchip Technology

PIC12F683 Arkusz danych(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL