PIC12F615 datasheet(82/168 Pages) MICROCHIP

82 / 168 page

PIC12F609/615/12HV609/615

DS41302A-page 80

Preliminary

10.3

PWM Mode

The PWM mode generates a Pulse-Width Modulated

signal on the CCP1 pin. The duty cycle, period and

resolution are determined by the following registers:

•PR2

•T2CON

• CCPR1L

• CCP1CON

In Pulse-Width Modulation (PWM) mode, the CCP

module produces up to a 10-bit resolution PWM output

on the CCP1 pin. Since the CCP1 pin is multiplexed

with the PORT data latch, the TRIS for that pin must be

cleared to enable the CCP1 pin output driver.

Figure 10-3 shows a simplified block diagram of PWM

operation.

Figure 10-4 shows a typical waveform of the PWM

signal.

For a step-by-step procedure on how to set up the CCP

module for PWM operation, see Section 10.3.7

“Setup for PWM Operation”.

FIGURE 10-3:

SIMPLIFIED PWM BLOCK

DIAGRAM

The PWM output (Figure 10-4) has a time base

(period) and a time that the output stays high (duty

cycle).

FIGURE 10-4:

CCP PWM OUTPUT

Note:

Clearing

the

CCP1CON

will

relinquish CCP1 control of the CCP1 pin.

CCPR1L

CCPR1H(2) (Slave)

Comparator

TMR2

PR2

(1)

Duty Cycle Registers

CCP1CON<5:4>

Clear Timer2,

toggle CCP1 pin and

latch duty cycle

Note

The 8-bit timer TMR2 register is concatenated

with the 2-bit internal system clock (FOSC), or

2 bits of the prescaler, to create the 10-bit time

base.

In PWM mode, CCPR1H is a read-only register.

TRIS

CCP1

Comparator

Period

Pulse Width

TMR2 = 0

TMR2 = CCPRxL:CCPxCON<5:4>

TMR2 = PR2

PIC12F615 Arkusz danych(PDF) 82 Page - Microchip Technology

PIC12F615 Arkusz danych(HTML) 82 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL