TMS320VC33 datasheet(48/58 Pages) TI

48 / 58 page

TMS320VC33

DIGITAL SIGNAL PROCESSOR

SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251--1443

HOLD timing (continued)

HOLD

HOLDA

STRB,PAGEx

R/W

A[23:0]

D[31:0]

Write Data

tsu(HOLD--H1L)

tv(H1L--HOLDA)

tsu(HOLD--H1L)

tw(HOLD)

tw(HOLDA)

tv(H1L-HOLDA)

td(H1L-SH)H

tdis(H1L-S)

ten(H1L-S)

ten(H1L-RW)

tdis(H1L-RW)

tdis(H1L-A)

ten(H1L-A)

tdis(H1H-D)

NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle

after HOLD goes back high.

Figure 33. Timing for HOLD/HOLDA (After Write)

HOLD

HOLDA

STRB,PAGEx

R/W

A[23:0]

D[31:0]

Read Data

tsu(HOLD--H1L)

tv(H1L--HOLDA)

tsu(HOLD--H1L)

tw(HOLD)

tw(HOLDA)

td(H1L-SH)H

tdis(H1L-S)

ten(H1L-S)

ten(H1L-RW)

tdis(H1L-RW)

tdis(H1L-A)

ten(H1L-A)

tv(H1L--HOLDA)

NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle

after HOLD goes back high.

Figure 34. Timing for HOLD/HOLDA (After Read)

TMS320VC33 Arkusz danych(PDF) 48 Page - Texas Instruments

TMS320VC33 Arkusz danych(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Arkusz danych Pobierz

Link URL