TMS320VC33 datasheet(29/58 Pages) TI

29 / 58 page

TMS320VC33

DIGITAL SIGNAL PROCESSOR

SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251--1443

clock circuit timing

The following table defines the timing parameters for the clock circuit signals.

switching characteristics over recommended operating conditions for on-chip crystal oscillator†

(see Figure 16)

PARAMETER

MIN

TYP

MAX

UNIT

Oscillator internal supply voltage

CVDD

Fundamental mode frequency range

MHz

Vbias

DC bias point (input threshold)

%VO

Rfbk

Feedback resistance

100

300

500

kΩ

Rout

Small signal AC output impedance

250

500

1000

Ω

Vxoutac

AC output voltage with test crystal‡

%VO

Vxinac

AC input voltage with test crystal‡

%VO

Vxoutl

Vxin =Vxinh,Ixout =0,FO=0 (logic input)

VSS -- 0.1

VSS +0.3

Vxouth

Vxin =Vxinl,Ixout =0,FO=0 (logic input)

CVDD -- 0.3

CVDD +0.1

Vinl

When used for logic level input, oscillator enabled

--0.3

0.2 * VO

Vinh

When used for logic level input, oscillator enabled

0.8 * VO

DVDD +0.3

Vxinh

When used for logic level input, oscillator disabled

0.7 * DVDD

DVDD +0.3

Cxout

XOUT internal load capacitance

Cxin

XIN internal load capacitance

td(XIN-H1)

Delay time, XIN to H1 x1 and x0.5 modes

5.5

Iinl

Input current, feedback enabled, Vil =0

μA

Iinh

Input current, feedback enabled, Vil =Vih

--50

μA

† This circuit is intended for series resonant fundamental mode operation.

‡ Signal amplitude is dependent on the crystal and load used.

XOUT

XIN

Crystal

Rfbk

CXIN

CXOUT

ROUT

To internal

clock generator

NOTE A: SeeTable2for valueofRd.

Figure 16. On-Chip Oscillator Circuit

TMS320VC33 Arkusz danych(PDF) 29 Page - Texas Instruments

TMS320VC33 Arkusz danych(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Arkusz danych Pobierz

Link URL