MPC8323ECVRADDC datasheet(22/80 Pages) FREESCALE

22 / 80 page

MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0

Freescale Semiconductor

Ethernet and MII Management

8.2.2.1

RMII Transmit AC Timing Specifications

Table 23 provides the RMII transmit AC timing specifications.

Figure 10 shows the RMII transmit AC timing diagram.

Figure 10. RMII Transmit AC Timing Diagram

8.2.2.2

RMII Receive AC Timing Specifications

Table 24 provides the RMII receive AC timing specifications.

Table 25. RMII Transmit AC Timing Specifications

At recommended operating conditions with OVDD of 3.3 V ± 10%.

Parameter/Condition

Symbol1

Min

Typical

Max

Unit

REF_CLK clock

tRMX

—20

—

REF_CLK duty cycle

tRMXH/tRMX

—

REF_CLK to RMII data TXD[1:0], TX_EN delay

tRMTKHDX

—

REF_CLK data clock rise VIL(min) to VIH(max)

tRMXR

1.0

—

4.0

REF_CLK data clock fall VIH(max) to VIL(min)

tRMXF

1.0

—

4.0

Note:

1. The symbols used for timing specifications follow the pattern of t(first three letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tRMTKHDX symbolizes RMII

transmit timing (RMT) for the time tRMX clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in

general, the clock reference symbol representation is based on two to three letters representing the clock of a particular

functional. For example, the subscript of tRMX represents the RMII(RM) reference (X) clock. For rise and fall times, the latter

convention is used with the appropriate letter: R (rise) or F (fall).

Table 26. RMII Receive AC Timing Specifications

At recommended operating conditions with OVDD of 3.3 V ± 10%.

Parameter/Condition

Symbol1

Min

Typical

Max

Unit

REF_CLK clock period

tRMX

—20

—

REF_CLK duty cycle

tRMXH/tRMX

—

RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK

tRMRDVKH

4.0

—

RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK

tRMRDXKH

2.0

—

REF_CLK clock rise VIL(min) to VIH(max)

tRMXR

1.0

—

4.0

REF_CLK

TXD[1:0]

tRMTKHDX

tRMX

tRMXH

tRMXR

tRMXF

TX_EN

MPC8323ECVRADDC Arkusz danych(PDF) 22 Page - Freescale Semiconductor, Inc

MPC8323ECVRADDC Arkusz danych(HTML) 22 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Arkusz danych Pobierz

Link URL