| Zakładka z wyszukiwarką danych komponentów |
|
MPC8323ECVRADDC Arkusz danych(PDF) 42 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8323ECVRADDC Arkusz danych(HTML) 42 Page - Freescale Semiconductor, Inc |
|
42 / 80 page ![]() MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0 42 Freescale Semiconductor UTOPIA 18 UTOPIA This section describes the UTOPIA DC and AC electrical specifications of the MPC8323E. NOTE The MPC8321E and MPC8321 do not support UTOPIA. 18.1 UTOPIA DC Electrical Characteristics Table 48 provides the DC electrical characteristics for the MPC8323E UTOPIA. 18.2 UTOPIA AC Timing Specifications Table 49 provides the UTOPIA input and output AC timing specifications. Table 48. UTOPIA DC Electrical Characteristics Characteristic Symbol Condition Min Max Unit Output high voltage VOH IOH = –8.0 mA 2.4 — V Output low voltage VOL IOL = 8.0 mA — 0.5 V Input high voltage VIH —2.0 OVDD +0.3 V Input low voltage VIL — –0.3 0.8 V Input current IIN 0 V ≤ VIN ≤ OVDD — ±5 μA Table 49. UTOPIA AC Timing Specifications1 Characteristic Symbol2 Min Max Unit UTOPIA outputs—Internal clock delay tUIKHOV 05.5 ns UTOPIA outputs—External clock delay tUEKHOV 18 ns UTOPIA outputs—Internal clock high impedance tUIKHOX 05.5 ns UTOPIA outputs—External clock high impedance tUEKHOX 18 ns UTOPIA inputs—Internal clock input setup time tUIIVKH 8ns UTOPIA inputs—External clock input setup time tUEIVKH 4ns UTOPIA inputs—Internal clock input hold time tUIIXKH 0ns UTOPIA inputs—External clock input hold time tUEIXKH 1ns Notes: 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. 2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tUIKHOX symbolizes the UTOPIA outputs internal timing (UI) for the time tUTOPIA memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X). |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |