MPC8280 datasheet(25/1386 Pages) FREESCALE

25 / 1386 page

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

xxv

Contents

Paragraph

Number

Title

Page

Number

19.9.1

start_idma Command............................................................................................... 19-26

19.9.2

stop_idma Command ............................................................................................... 19-26

19.10

IDMA Bus Exceptions ................................................................................................. 19-27

19.10.1

Externally Recognizing IDMA Operand Transfers ................................................. 19-27

19.11

Programming the Parallel I/O Registers ...................................................................... 19-28

19.12

IDMA Programming Examples ................................................................................... 19-29

19.12.1

Peripheral-to-Memory Mode (60x Bus to Local Bus)—IDMA2 ............................ 19-29

19.12.2

Memory-to-Peripheral Fly-By Mode—IDMA3 ...................................................... 19-30

19.12.3

Memory-to-Memory (PCI Bus to 60x Bus)—IDMA1 ............................................ 19-32

Chapter 20

Serial Communications Controllers (SCCs)

20.1

Features .......................................................................................................................... 20-2

20.1.1

The General SCC Mode Registers (GSMR1–GSMR4) ............................................ 20-3

20.1.2

Protocol-Specific Mode Register (PSMR) ................................................................ 20-9

20.1.3

Data Synchronization Register (DSR)....................................................................... 20-9

20.1.4

Transmit-on-Demand Register (TODR) .................................................................. 20-10

20.2

SCC Buffer Descriptors (BDs) .................................................................................... 20-10

20.3

SCC Parameter RAM................................................................................................... 20-13

20.3.1

SCC Base Addresses................................................................................................ 20-14

20.3.2

Function Code Registers (RFCR and TFCR) .......................................................... 20-15

20.3.3

Handling SCC Interrupts ......................................................................................... 20-16

20.3.4

Initializing the SCCs................................................................................................ 20-16

20.3.5

Controlling SCC Timing with RTS, CTS, and CD .................................................. 20-17

20.3.5.1

Synchronous Protocols ........................................................................................ 20-17

20.3.5.2

Asynchronous Protocols ...................................................................................... 20-20

20.3.6

Digital Phase-Locked Loop (DPLL) Operation....................................................... 20-21

20.3.6.1

Encoding Data with a DPLL................................................................................ 20-23

20.3.7

Reconfiguring the SCCs .......................................................................................... 20-24

20.3.7.1

General Reconfiguration Sequence for an SCC Transmitter............................... 20-24

20.3.7.2

Reset Sequence for an SCC Transmitter.............................................................. 20-25

20.3.7.3

General Reconfiguration Sequence for an SCC Receiver ................................... 20-25

20.3.7.4

Reset Sequence for an SCC Receiver.................................................................. 20-25

20.3.7.5

Switching Protocols ............................................................................................. 20-25

20.3.8

Saving Power ........................................................................................................... 20-25

MPC8280 Arkusz danych(PDF) 25 Page - Freescale Semiconductor, Inc

MPC8280 Arkusz danych(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL