Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

SC667201MMG3 Arkusz danych(PDF) 79 Page - Freescale Semiconductor, Inc

Numer części SC667201MMG3
Szczegółowy opis  Qorivva MPC5642A Microcontroller
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FREESCALE [Freescale Semiconductor, Inc]
Strona internetowa  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC667201MMG3 Arkusz danych(HTML) 79 Page - Freescale Semiconductor, Inc

Back Button SC667201MMG3 Datasheet HTML 75Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 76Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 77Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 78Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 79Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 80Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 81Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 82Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 83Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 120 page
background image
MPC5642A Microcontroller Data Sheet, Rev. 3.1
Freescale Semiconductor
79
Electrical characteristics
3.13
Configuring SRAM wait states
Use the SWSC field in the ECSM_MUDCR register to specify an additional wait state for the device SRAM. By default, no
wait state is added.
Please see the device reference manual for details.
DIFFmax
CC
C
Maximum
differential voltage
(DANx+ - DANx-) or
(DANx- - DANx+)5
PREGAIN
set to 1X
setting
(VRH - VRL)/2
V
DIFFmax2
CC
C
PREGAIN
set to 2X
setting
(VRH - VRL)/4
V
DIFFmax4
CC
C
PREGAIN
set to 4X
setting
(VRH - VRL)/8
V
DIFFcmv
CC
C
Differential input
Common mode
voltage (DANx- +
DANx+)/25
—(VRH + VRL)/2 - 5% (VRH + VRL)/2 + 5%
V
1 Applies only to differential channels.
2 Variable gain is controlled by setting the PRE_GAIN bits in the ADC_ACR1-8 registers to select a gain factor of
1, 2, or 4.
Settings are for differential input only. Tested at
1 gain. Values for other settings are guaranteed by as indicated.
3 At V
RH – VRL = 5.12 V, one LSB = 1.25 mV.
4 Guaranteed 10-bit mono tonicity.
5 Voltages between VRL and VRH will not cause damage to the pins. However, they may not be converted accurately if the
differential voltage is above the maximum differential voltage. In addition, conversion errors may occur if the common mode
voltage of the differential signal violates the Differential Input common mode voltage specification.
Table 30. Cutoff frequency for additional SRAM wait state
1
1 Max frequencies including 2% PLL FM.
SWSC Value
98
0
153
1
Table 29. eQADC differential ended conversion specifications (operating) (continued)
Symbol
C
Parameter
Value
Unit
min
max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com