SC667201MMG3 datasheet(14/120 Pages) FREESCALE

14 / 120 page

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

Introduction

•

Embedded hardware program and erase algorithm

•

Erase suspend, program suspend and erase-suspended program

•

Shadow information stored in non-volatile shadow block

•

Independent program/erase of the shadow block

1.5.9

Static random access memory (SRAM)

The SRAM provides 128 KB of general purpose system SRAM. The first 32 KB block of the SRAM is powered by its own

power supply pin only during standby operation.

The SRAM controller includes these features:

•

128 KB data RAM implemented as eight 16 KB (2048

 78 bits) blocks

•

Each 16 KB block has 2 rows repairable (RAMs with internal repair feature)

•

Supports read/write accesses mapped to the SRAM memory from any master

•

32 KB block powered by separate supply for standby operation

•

Byte, halfword, word and doubleword addressable

•

ECC performs single bit correction, double bit detection

1.5.10

Boot assist module (BAM)

The BAM is a block of read-only memory that is programmed once by Freescale and is identical for all MPC5642A MCUs.

The BAM program is executed every time the MCU is powered on or reset in normal mode. The BAM supports different modes

of booting. They are:

•

Booting from internal flash memory

•

Serial boot loading (boot code is downloaded into RAM via eSCI or the FlexCAN and then executed)

The BAM also reads the reset configuration half word (RCHW) from internal flash memory and configures the MPC5642A

hardware accordingly. The BAM provides the following features:

•

Sets up MMU to cover all resources and mapping of all physical addresses to logical addresses with minimum address

translation

•

Sets up MMU to allow user boot code to execute as either Power Architecture technology code (default) or as Freescale

VLE code

•

Location and detection of user boot code

•

Automatic switch to serial boot mode if internal flash is blank or invalid

•

Supports user programmable 64-bit password protection for serial boot mode

•

Supports serial bootloading via FlexCAN bus and eSCI using Freescale protocol

•

Supports serial bootloading via FlexCAN bus and eSCI with auto baud rate sensing

•

Supports serial bootloading of either Power Architecture technology code (default) or Freescale VLE code

•

Supports booting from calibration bus interface

•

Supports censorship protection for internal flash memory

•

Provides an option to enable the core watchdog timer

•

Provides an option to disable the system watchdog timer

1.5.11

Enhanced modular input/output system (eMIOS)

The eMIOS timer module provides the capability to generate or measure events in hardware.

The eMIOS module features include:

•

Twenty-four 24-bit wide channels

SC667201MMG3 Arkusz danych(PDF) 14 Page - Freescale Semiconductor, Inc

SC667201MMG3 Arkusz danych(HTML) 14 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL