SC667201MMG3 datasheet(91/120 Pages) FREESCALE

91 / 120 page

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

Electrical characteristics

8tEVTOPW CC D EVTO Pulse Width

—

tMCYC

9tTCYC

CC D TCK Cycle Time

46,7

—tCYC

tTCYC

CC D Absolute Minimum TCK Cycle Time

1008

—ns

tTDC

CC D TCK Duty Cycle

tNTDIS

CC D TDI Data Setup Time

—

tNTDIH

CC D TDI Data Hold Time

—

tNTMSS CC D TMS Data Setup Time

—

tNTMSH CC D TMS Data Hold Time

—

CC D TDO propagation delay from falling edge of TCK

—

19.5

—

CC D TDO hold time wrt TCK falling edge (minimum TDO propagation delay)

5.25

—

1 All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing

specified at VDD = 1.14 V to 1.32 V, VDDEH = 4.75 V to 5.25 V with multi-voltage pads programmed to Low-Swing

mode, TA =TL to TH, and CL = 30 pF with DSC = 0b10.

2 Achieving the absolute minimum MCKO cycle time may require setting the MCKO divider to more than its minimum

setting (NPC_PCR[MCKO_DIV] depending on the actual system frequency being used.

3 This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the

Absolute minimum MCKO period specification.

4 This may require setting the MCO divider to more than its minimum setting (NPC_PCR[MCKO_DIV]) depending on

the actual system frequency being used.

5 MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.

6 Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that

is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system

frequency being used.

7 This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the

Absolute minimum TCK period specification.

8 This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability

of the design (system frequency / 4) depending on the actual system frequency being used.

Table 38. Nexus debug port timing1 (continued)

Symbol

Characteristic

Value

Unit

Min Max

SC667201MMG3 Arkusz danych(PDF) 91 Page - Freescale Semiconductor, Inc

SC667201MMG3 Arkusz danych(HTML) 91 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL