Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

QG80331M800 Arkusz danych(PDF) 63 Page - Intel Corporation

Numer części QG80331M800
Szczegółowy opis  Intel 80331 I/O Processor Specification Update
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  INTEL [Intel Corporation]
Strona internetowa  http://www.intel.com
Logo INTEL - Intel Corporation

QG80331M800 Arkusz danych(HTML) 63 Page - Intel Corporation

Back Button QG80331M800 Datasheet HTML 59Page - Intel Corporation QG80331M800 Datasheet HTML 60Page - Intel Corporation QG80331M800 Datasheet HTML 61Page - Intel Corporation QG80331M800 Datasheet HTML 62Page - Intel Corporation QG80331M800 Datasheet HTML 63Page - Intel Corporation QG80331M800 Datasheet HTML 64Page - Intel Corporation QG80331M800 Datasheet HTML 65Page - Intel Corporation QG80331M800 Datasheet HTML 66Page - Intel Corporation QG80331M800 Datasheet HTML 67Page - Intel Corporation  
Zoom Inzoom in Zoom Outzoom out
 63 / 67 page
background image
Specification Update
63
Intel® 80331 I/O Processor
Documentation Changes
9.
SDCR0 and SDCR1 register updates
Problem:
The SDCR0 (Table 236) and SDCR1 (Table 237) register description needs to be updated.
Workaround:
Table 236.
DDR SDRAM Control Register 0 - SDCR0 (Sheet 1 of 2)
Bit
Default
Description
31:28
0H
RAS: Active to Precharge duration in MCLK periods
Equation 7: RAS = tRAS - 1
where tRAS is from SPD
27
02
Reserved
26:24
0002
RP: Precharge Command Period in MCLK periods
Equation 8: RP = tRP - 1
where tRP is from SPD
23
02
Reserved
22:20
0002
RCD: Active to Read, Active to Write Period in MCLK periods
Equation 9: RCD = tRCD - 1
where tRCD is from SPD
19:18
002
Reserved
17:16
012
EDP: Data Path Latency in MCLK periods
This field should be programmed to 102.
15:14
002
Reserved
13:12
002
WDL: Write Data Latency in MCLK periods used by the Memory Controller state machine. See
Equation 11.
00 = 0 MCLK periods (tCAS = 2.5) - (DDR-I Type only)
01 = 1 MCLK period (tCAS = 3) - (DDR-II Type only) - not supported
10 = 2 MCLK periods (tCAS = 4) - (DDR-II Type only)
11 = reserved
where tCAS is from SPD
11:10
002
Reserved
09:08
002
CAS: CAS Latency: Indicates the CAS Latency used by the Memory Controller state machine.
Encoded value based on tCAS from SPD
00 = reserved
01 = 2.5 MCLK periods (DDR-I Type only)
10 = 3 MCLK periods (DDR-II Type only) - not supported
11 = 4 MCLK periods (DDR-II Type only)
PCI
IOP
Attributes
Attributes
28
24
20
16
12
8
4
0
31
rw
na
rw
na
rw
na
rw
na
rv
na
rw
na
rw
na
rw
na
rv
na
rw
na
rw
na
rw
na
rv
na
rv
na
rw
na
rw
na
rv
na
rv
na
rw
na
rw
na
rv
na
rv
na
rw
na
rw
na
rv
na
rv
na
rw
na
rw
na
rv
na
ro
na
rw
na
rw
na
Attribute Legend:
RV = Reserved
PR = Preserved
RS = Read/Set
RW = Read/Write
RC = Read Clear
RO = Read Only
NA = Not Accessible
Intel XScale® core Local Bus Address
FFFF E504H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com