QG80331M800 datasheet(20/67 Pages) INTEL

20 / 67 page

Specification Update

Intel® 80331 I/O Processor

Non-Core Errata

Boundary Scan data gets inverted

Problem:

Data driven in during boundary scan gets inverted during the capture phase. During parallel

loading on a pin, an external zero on data in gets inverted to one for data out. This is a violation of

the IEEE 1149.1 Specification.

Implication:

Boundary scan cannot be used with A-1 stepping.

Workaround:

No workaround. Do not use boundary scan.

Status:

Fixed. Fixed in B-0 stepping. See the Table , “Summary Table of Changes” on page 9.

BIU interrupt does not occur on Internal Bus Write Master Abort

Issue:

Software developers be aware that an interrupt is not generated when the Bus Interface Unit gets

master aborted on an internal bus write.

Implication:

When left undetected, it could cause data corruption.

Workaround:

The status bit needs to be polled by software.

Status:

Fixed. Fixed in B-0 stepping. See the Table , “Summary Table of Changes” on page 9

CRC value calculated by DMA unit is not compliant with iSCSI

Problem:

Several issues with the CRC generation engine have caused it to not be compliant with iSCSI in

A-1 step.

Implication:

CRC cannot be used with A-1 stepping.

Workaround:

No workaround.

Status:

Fixed. Fixed in B-0 stepping. See the Table , “Summary Table of Changes” on page 9.

ATU Outbound Direct Window overlaps with PBI exception vectors

Problem:

When the PBI exception vectors are enabled (PBCR.3), it claims addresses 00h-3fh. When the

ATU outbound direct window is enabled, it claims addresses 28h-7fffffffh. There is an overlap

between 28h-3fh, where both devices claim the internal bus transaction. For writes, this may not be

an issue, since the only transaction here is a posted write to the ATU. For reads, the PBI handles the

transaction as a single data phase disconnect, and the ATU internally handles it as a split

transaction.

Implication:

The agent which issued the internal bus transaction does not claim the returning data, since the

transaction has been completed by the PBI. This causes the data from PCI to not be returned to the

issuing internal bus agent.

Workaround:

Consider address range of 28h-3Fh reserved.

Status:

Fixed. Fixed in B-0 stepping. See the Table , “Summary Table of Changes” on page 9.

S_REQ64# Initialization Pattern Timing Violation in PCI-33 Mode

Problem:

The PCI Local Bus Specification, Revision 2.3 states RST# to REQ64# Hold time is 0 ns minimum

and 50 ns maximum. The 80331 drives the REQ64# signal for three cycles after RST# deasserts.

Therefore, in PCI-33 mode, this is 90 ns, which violates the 50 ns maximum.

All other PCI and PCI-X modes are within the specification (i.e., PCI-66 is 45 ns).

Implication:

Some PCI targets may not interpret the REQ64# signal correctly, causing it to operate in 32-bit

mode.

Workaround:

When running in PCI-33 mode, make sure PCI target can handle the extra 40 ns.

Status:

No Fix. Not to be fixed. See the Table , “Summary Table of Changes” on page 9.

QG80331M800 Arkusz danych(PDF) 20 Page - Intel Corporation

QG80331M800 Arkusz danych(HTML) 20 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Arkusz danych Pobierz

Link URL