LSM9DS0TR datasheet(24/74 Pages) STMICROELECTRONICS

24 / 74 page

Functionality

LSM9DS0

24/74

DocID024763 Rev 2

4.3

Gyroscope digital main blocks

Figure 5. Gyroscope block diagram

4.3.1

FIFO

The LSM9DS0 embeds 32 slots of 16-bit data FIFO for each of the three output channels:

yaw, pitch and roll. This allows consistent power saving for the system, since the host

processor does not need to continuously poll data from the sensor, but can wake up only

when needed and burst the significant data out from the FIFO. This buffer can work

accordingly in five different modes: Bypass mode, FIFO mode, Stream mode, Bypass-to-

Stream mode and Stream-to-FIFO mode. Each mode is selected by the FIFO_MODE bits in

FIFO_CTRL_REG_G (2Eh). A programmable watermark level, FIFO_Empty or FIFO_Full

events can be enabled to generate dedicated interrupts on the DRDY_G pin (configured

through CTRL_REG3_G (22h) and event detection information is available in

FIFO_SRC_REG_G (2Fh). The watermark level can be configured to WTM4:0 in

FIFO_CTRL_REG_G (2Eh).

4.3.2

Bypass mode

In Bypass mode, the FIFO is not operational and for this reason it remains empty. As

described in Figure 6, for each channel only the first address is used. The remaining FIFO

slots are empty. When new data is available, the old data is overwritten.

ADC

LPF1

HPF

HPen

LPF2

Out_Sel

DataReg

FIFO

32x16x3

Interrupt

generator

INT1_Sel

I2C

INT

SCR REG

CONF REG

GAMS250320131444FSR

SPI

LSM9DS0TR Arkusz danych(PDF) 24 Page - STMicroelectronics

LSM9DS0TR Arkusz danych(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Arkusz danych Pobierz

Link URL