LSM9DS0TR datasheet(40/74 Pages) STMICROELECTRONICS

40 / 74 page

LSM9DS0

40/74

DocID024763 Rev 2

Registers marked as Reserved must not be changed. Writing to those registers may cause

permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the

factory-calibrated values. Their content is automatically restored when the device is

powered up.

STATUS_REG_A

Table 15

010 0111

output

OUT_X_L_A

Table 15

010 1000

output

OUT_X_H_A

Table 15

010 1001

output

OUT_Y_L_A

Table 15

010 1010

output

OUT_Y_H_A

Table 15

010 1011

output

OUT_Z_L_A

Table 15

010 1100

output

OUT_Z_H_A

Table 15

010 1101

output

FIFO_CTRL_REG

Table 15

010 1110

00000000

FIFO_SRC_REG

Table 15

010 1111

output

INT_GEN_1_REG

Table 15

011 0000

00000000

INT_GEN_1_SRC

Table 15

011 0001

output

INT_GEN_1_THS

Table 15

011 0010

00000000

INT_GEN_1_DURATION

Table 15

011 0011

00000000

INT_GEN_2_REG

Table 15

011 0100

00000000

INT_GEN_2_SRC

Table 15

011 0101

output

INT_GEN_2_THS

Table 15

011 0110

00000000

INT_GEN_2_DURATION

Table 15

011 0111

00000000

CLICK_CFG

Table 15

011 1000

00000000

CLICK_SRC

Table 15

011 1001

output

CLICK_THS

Table 15

011 1010

00000000

TIME_LIMIT

Table 15

011 1011

00000000

TIME _LATENCY

Table 15

011 1100

00000000

TIME_WINDOW

Table 15

011 1101

00000000

Act_THS

Table 15

011 1110

00000000

Act_DUR

Table 15

011 1111

00000000

Table 17. Register address map (continued)

Name

Slave

Address

Type

Default

Hex

Binary

LSM9DS0TR Arkusz danych(PDF) 40 Page - STMicroelectronics

LSM9DS0TR Arkusz danych(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Arkusz danych Pobierz

Link URL