LSM9DS0TR datasheet(43/74 Pages) STMICROELECTRONICS

43 / 74 page

DocID024763 Rev 2

43/74

LSM9DS0

8.4

CTRL_REG3_G (22h)

Table 25. High-pass filter mode configuration

HPM1

HPM0

High-pass filter mode

Normal mode (reset reading HP_RESET_FILTER)

Reference signal for filtering

Normal mode

Autoreset on interrupt event

Table 26. High-pass filter cutoff frequency configuration (Hz)

HPCF[3:0]

ODR = 95 Hz

ODR = 190 Hz

ODR = 380 Hz

ODR = 760 Hz

0000

7.2

13.5

51.4

0001

3.5

7.2

13.5

0010

1.8

3.5

7.2

13.5

0011

0.9

1.8

3.5

7.2

0100

0.45

0.9

1.8

3.5

0101

0.18

0.45

0.9

1.8

0110

0.09

0.18

0.45

0.9

0111

0.045

0.09

0.18

0.45

1000

0.018

0.045

0.09

0.18

1001

0.009

0.018

0.045

0.09

Table 27. CTRL_REG3_G register

I1_Int1

I1_Boot

H_Lactive

PP_OD

I2_DRDY

I2_WTM

I2_ORun

I2_Empty

Table 28. CTRL_REG3_G description

I1_Int1

Interrupt enable on INT_G pin. Default value 0. (0: disable; 1: enable)

I1_Boot

Boot status available on INT_G. Default value 0. (0: disable; 1: enable)

H_Lactive

Interrupt active configuration on INT_G. Default value 0. (0: high; 1:low)

PP_OD

Push-pull / Open drain. Default value: 0. (0: push- pull; 1: open drain)

I2_DRDY

Date-ready on DRDY_G. Default value 0. (0: disable; 1: enable)

I2_WTM

FIFO watermark interrupt on DRDY_G. Default value: 0. (0: disable; 1: enable)

I2_ORun

FIFO overrun interrupt on DRDY_G. Default value: 0. (0: disable; 1: enable)

I2_Empty

FIFO empty interrupt on DRDY_G. Default value: 0. (0: disable; 1: enable)

LSM9DS0TR Arkusz danych(PDF) 43 Page - STMicroelectronics

LSM9DS0TR Arkusz danych(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Arkusz danych Pobierz

Link URL