FDC2114 datasheet(33/61 Pages) TI1

33 / 61 page

FDC2212, FDC2214, FDC2112, FDC2114

www.ti.com

SNOSCZ5A – JUNE 2015 – REVISED JUNE 2015

Table 36. Address 0x18, STATUS Field Descriptions (continued)

Bit

Field

Type

Reset

Description

CH3_ UNREADCONV

Channel 3 Unread Conversion

b0: No unread conversion is present for Channel 3.

b1: An unread conversion is present for Channel 3.

Read Register DATA_CH3 to retrieve conversion results

(FDC2114, FDC2214 only)

9.6.27 Address 0x19, ERROR_CONFIG

Figure 44. Address 0x19, ERROR_CONFIG

RESERVED

WD_

AH_WARN2OU AL_WARN2OU

RESERVED

ERR2OUT

RESERVED

WD_ERR2INT

RESERVED

DRDY_2INT

Table 37. Address 0x19, ERROR_CONFIG

Bit

Field

Type

Reset

Description

15:14

RESERVED

R/W

Reserved (set to b000)

WD_ ERR2OUT

R/W

Watchdog Timeout Error to Output Register

b0: Do not report Watchdog Timeout errors in the DATA_CHx

registers.

b1: Report Watchdog Timeout errors in the

DATA_CHx.CHx_ERR_WD register field corresponding to the

channel that generated the error.

AH_WARN2OUT

R/W

Amplitude High Warning to Output Register

b0:Do not report Amplitude High warnings in the DATA_CHx

registers.

b1: Report Amplitude High warnings in the

DATA_CHx.CHx_ERR_AW register field corresponding to the

channel that generated the warning.

AL_WARN2OUT

R/W

Amplitude Low Warning to Output Register

b0: Do not report Amplitude Low warnings in the DATA_CHx

registers.

b1: Report Amplitude High warnings in the

DATA_CHx.CHx_ERR_AW register field corresponding to the

channel that generated the warning.

10:6

RESERVED

R/W

0 0000

Reserved (set to b0 0000)

WD_ERR2INT

R/W

Watchdog Timeout Error to INTB b0: Do not report Under-range

errors by asserting INTB pin and STATUS register.

b1: Report Watchdog Timeout errors by asserting INTB pin and

updating STATUS.ERR_WD register field.

4:1

Reserved

R/W

0000

Reserved (set to b000)

DRDY_2INT

R/W

Data Ready Flag to INTB b0: Do not report Data Ready Flag by

asserting INTB pin and STATUS register.

b1: Report Data Ready Flag by asserting INTB pin and updating

STATUS. DRDY register field.

9.6.28 Address 0x1A, CONFIG

Figure 45. Address 0x1A, CONFIG

ACTIVE_CHAN

SLEEP_MODE

RESERVED

SENSOR_ACTI

RESERVED

REF_CLK_SR

RESERVED

_EN

VATE_SEL

Submit Documentation Feedback

Product Folder Links: FDC2212 FDC2214 FDC2112 FDC2114

FDC2114 Arkusz danych(PDF) 33 Page - Texas Instruments

FDC2114 Arkusz danych(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Arkusz danych Pobierz

Link URL