FDC2114 datasheet(7/61 Pages) TI1

7 / 61 page

SCL

SDA

tHD;STA

tLOW

tHD;DAT

tHIGH

tSU;DAT

tSU;STA

tSU;STO

START

REPEATED

START

STOP

tHD;STA

START

tSP

tBUF

FDC2212, FDC2214, FDC2112, FDC2114

www.ti.com

SNOSCZ5A – JUNE 2015 – REVISED JUNE 2015

Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for TA = 25°C, VDD = 3.3 V

(1)

PARAMETER

TEST CONDITIONS(2)

MIN(3)

TYP(4)

MAX(3)

UNIT

VCLKIN_HI

CLKIN high voltage threshold

0.7*VDD

fINTCLK

Internal master clock frequency

43.4

MHz

range

TCf_int_μ

Internal master clock temperature

–13

ppm/°C

coefficient mean

8.6 Timing Requirements

MIN

NOM

MAX

UNIT

tSDWAKEUP

Wake-up time from SD high-low transition to I2C readback

tSLEEPWAKEUP Wake-up time from sleep mode

0.05

tWD-TIMEOUT

Sensor recovery time (after watchdog timeout)

5.2

I2C TIMING CHARACTERISTICS

fSCL

Clock frequency

400

kHz

tLOW

Clock low time

1.3

μs

tHIGH

Clock high time

0.6

μs

Hold time (repeated) START condition: after this period, the first clock

tHD;STA

0.6

μs

pulse is generated

tSU;STA

Setup time for a repeated START condition

0.6

μs

tHD;DAT

Data hold time

μs

tSU;DAT

Data setup time

100

tSU;STO

Setup time for STOP condition

0.6

μs

tBUF

Bus free time between a STOP and START condition

1.3

μs

tVD;DAT

Data valid time

0.9

μs

tVD;ACK

Data valid acknowledge time

0.9

μs

tSP

Pulse width of spikes that must be suppressed by the input filter(1)

(1)

This parameter is specified by design and/or characterization and is not tested in production.

Figure 1. I2C Timing

Submit Documentation Feedback

Product Folder Links: FDC2212 FDC2214 FDC2112 FDC2114

FDC2114 Arkusz danych(PDF) 7 Page - Texas Instruments

FDC2114 Arkusz danych(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Arkusz danych Pobierz

Link URL