STV3550 datasheet(81/144 Pages) STMICROELECTRONICS

81 / 144 page

CPU and System Management Functional Description

STV3550

81/144

6.3.12 STV3550 External and Internal Memory Mapping

The internal and external memory maps in the STV3550 is described in Figure 52.

6.4

Reset Strategy

The chip includes 3 different types of reset:

1. An external Hard Reset controlled by the NRESET pin and usually used for the Power On

Reset (POR)

2. An internal reset generated by the Watchdog

3. A Soft Reset controlled by the ST20 C2C200 CPU core

6.4.1

External Hard Reset

Figure 52: Internal and External Memory Map

Figure 53: External Hard Reset

STV3550

Address Space

Memory Resource Type

80000000

80001FFF

ST20 Internal SRAM (8 KBytes)

Other STV3550 Peripheral Registers

(Display...)

00000000

1FFFFFFF

ST20 Peripheral Registers (INTC,

DCU, Caches)

20000000

30005FFF

40000000

41FFFFFF

7FFE0000

50000000

67FFFFFF

SDRAM (up to 32 MBytes)

7FFFFFFF

Flash (up to 2 MBytes)

STV3550 Memory Interface Control Registers

7FFFFFFF

40000000

3FFFFFFF

00000000

FFFFFFFF

C0000000

BFFFFFFF

80000000

Internal

Memory

Resource

Internal

Memory

Resource

Internal

Memory

Resource

External

Memory

Resource

External

Memory

Resource

Build-Up

Counter

NRESET

Reset Pad

notRST

27-MHz

Crystal Clock

STV3550 Arkusz danych(PDF) 81 Page - STMicroelectronics

STV3550 Arkusz danych(HTML) 81 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL