STLC5465B datasheet(45/101 Pages) STMICROELECTRONICS

45 / 101 page

V - CLOCK TIMING

V.1 - Synchronization Signals delivered by the system

For one of three different input synchronizations which is programmed, FSCG and FSCV* signals

delivered by the

Multi-HDLC are in accordance with the figure hereafter.

t5h

t5l

Bit4

Bit5

Bit0

Bit1

Bit6

Bit7

Bit3

Time S lot 31

Time S lot 0

t4 CGI

CLOCK B

CLOCK A

1) S y Mode

Fra me A (or B)

2) GCI Mod e

Fra me A (or B)

3) V* Mod e

Fra me A (or B)

DIN 0/8, E CHO

DO UT 0/7, C B

if FS = F S CG

TDM0/7

FS CG de livere d

by the circuit

FS CV* delivere d

by the circuit

The four Multiplex Configura tion Regis te rs a re a t ze ro (no de lay).

Figure 34 : Clocks received and delivered by the

Multi-HDLC

Symbol

Parameter

Min.

Typ.

Max.

Unit

Clock Period if 4096kHz (3072)

Clock Period if 8192kHz (6144)

239 (320)

120 (158)

244 (325)

122 (162)

249 (330)

125 (165)

Delay between Clock A and Clock B

- 60

+60

Set up time Frame A (or B)/CLOCK A (or B)

t1-10

t4GCI

Hold time Frame A (or B)/CLOCK A (or B)

t1-10

125000 - (t1 - 10)

Clock ratio t5h/t5l

100

125

Duration of FSCG

488

STLC5465B

45/101

STLC5465B Arkusz danych(PDF) 45 Page - STMicroelectronics

STLC5465B Arkusz danych(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL